- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄373886 > AD6122ACPRL (ANALOG DEVICES INC) CDMA 3 V Transmitter IF Subsystem with Integrated Voltage Regulator PDF資料下載
參數(shù)資料
| 型號： | AD6122ACPRL |
| 廠商： | ANALOG DEVICES INC |
| 元件分類： | 通信及網(wǎng)絡(luò) |
| 英文描述： | CDMA 3 V Transmitter IF Subsystem with Integrated Voltage Regulator |
| 中文描述： | SPECIALTY TELECOM CIRCUIT, PQCC32 |
| 封裝： | MO-220-VHHD-2, LPCC-32 |
| 文件頁數(shù)： | 2/20頁 |
| 文件大?。?/td> | 264K |
| 代理商： | AD6122ACPRL |
REV. B
–2–
AD6122–SPECIFICATIONS
(T
A
= +25 C, V
CC
= +3.0 V, LO = 2 IF, REFIN = 1.23 V, LDO Enabled, unless otherwise
noted) NOTE: All powers shown in dBm are referred to 1 k .
Specification
Conditions
Min
Typ
Max
Unit
MODULATOR
LO = 260.76 MHz (2
×
IF), 100 mV p-p
500 mV p-p Differential I and Q Inputs;
Output Level Referred to a 1 k
Differential Load
Output Level
Output Third Order Harmonic
I/Q Inputs
Differential Input Voltage
Bandwidth
Resistance
Quadrature Accuracy
Amplitude Balance
Output Referred Noise
Modulator Common-Mode Reference
LO Input Resistance
LO Input Capacitance
LO Carrier Leakage
–21
–50
dBm
dBc
Differential
–3 dB
500
mV p-p
MHz
k
°
dB
dBm/Hz
V
k
pF
dBc
20
30
±
1
±
0.1
–169
1.408
1.2
2.4
–40
0.9 MHz to 5.0 MHz Offsets
Differential Input at 260.38 MHz
Differential Input at 260.38 MHz
Bias I/Q Using MODCMREF
IF AMPLIFIER
Noise Figure
Input 1 dB Compression Point
Input Third-Order Intercept
Gain Flatness
Input Capacitance
Differential IF Input Resistance
Differential IF Output Resistance
Differential IF Output Capacitance
F
IF
= 130.38 MHz
VGAIN = 2.5 V, 1 k
Differential Load
VGAIN = 2.5 V
VGAIN = 2.5 V
IF
±
630 kHz
Shunt Equivalent Model at 130.38 MHz
Shunt Equivalent Model at 130.38 MHz
Per Pin at 130.38 MHz
Per Pin at 130.38 MHz
10
–32
–24
±
0.25
2.3
680
4.2
2.0
dB
dBm
dBm
dB
pF
k
pF
GAIN CONTROL INTERFACE
Gain Scaling
Gain Scaling Linearity
Minimum Gain
Maximum Gain
Gain Control Response Time
Input Resistance at REFIN
Input Resistance at VGAIN
Using Internal Reference
For a Typical Dynamic Range of 92 dB
VGAIN = 0.5 V
VGAIN = 2.5 V
90 dB Gain Change, Min Gain to Max Gain
75
±
3
–63
+34
0.7
10
109
dB/V
dB/V
dB
dB
μ
s
M
k
POWER-DOWN INTERFACE
Logic Threshold High
Logic Threshold Low
Input Current for Logical High
Turn-On Response Time
Turn-Off Response Time
Power-Up on Logical High
1.34
1.30
0.1
23
187
V
V
μ
A
μ
s
ns
Measure to Settling of AGC from Standby Mode
To 200
μ
A Supply Current
LOW DROPOUT REGULATOR
External PNP Pass Transistor, VCE
SAT
= –0.4 V
Max, h
FE
= 100/300 Min/Max
Input Range
Nominal Output
Dropout Voltage
Reference Output
2.9–4.2
2.70
200
1.23
V
V
mV
V
POWER SUPPLY
Supply Range Bypassing Internal LDO
Supply Current
Standby Current
2.7–5.0
10.4
7.8
V
mA
μ
A
VGAIN = 1.5 V (Unity Gain)
OPERATING TEMPERATURE
T
MIN
to T
MAX
–40
+85
°
C
Specifications subject to change without notice.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AD6122 | CDMA 3 V Receiver IF Subsystem with Integrated Voltage Regulator(低功耗接收中頻子系統(tǒng)) |
| AD6140ARSRL | Bandpass IF Subsystem |
| AD6140ARS | RE Series - Econoline Unregulated DC-DC Converters; Input Voltage (Vdc): 3.3V; Output Voltage (Vdc): 12V; Power: 1W; Industry Standard Pinout; 1kVDC & 2kVDC Isolation; UL94V-0 Package Material; Optional Continuous Short Circuit Protected; Fully Encapsulated; Custom Solutions Available; Efficiency to 85% |
| AD6140 | Bandpass ∑△ IF Subsystem(帶通∑△IF子系統(tǒng)) |
| AD6190ARSRL | 900 MHz RF Transceiver |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD6122ARS | 制造商:AD 制造商全稱:Analog Devices 功能描述:CDMA 3 V Transmitter IF Subsystem with Integrated Voltage Regulator |
| AD6122ARSRL | 制造商:AD 制造商全稱:Analog Devices 功能描述:CDMA 3 V Transmitter IF Subsystem with Integrated Voltage Regulator |
| AD612BS | 制造商:POP 功能描述: |
| AD6140 | 制造商:AD 制造商全稱:Analog Devices 功能描述:Bandpass IF Subsystem |
| AD6140ARS | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。