參數(shù)資料
型號(hào)： AD5663BRMZ-REEL7
廠商： Analog Devices Inc
文件頁(yè)數(shù)： 6/24頁(yè)
文件大小： 0K
描述： IC DAC 16BIT DUAL 10-MSOP
產(chǎn)品培訓(xùn)模塊： Data Converter Fundamentals
DAC Architectures
標(biāo)準(zhǔn)包裝： 1
系列： nanoDAC™
設(shè)置時(shí)間： 4µs
位數(shù)： 16
數(shù)據(jù)接口： 串行
轉(zhuǎn)換器數(shù)目： 2
電壓電源： 單電源
功率耗散（最大）： 2.5mW
工作溫度： -40°C ~ 105°C
安裝類型： 表面貼裝
封裝/外殼： 10-TFSOP，10-MSOP（0.118"，3.00mm 寬）
供應(yīng)商設(shè)備封裝： 10-MSOP
包裝： 標(biāo)準(zhǔn)包裝
輸出數(shù)目和類型： 2 電壓，單極；2 電壓，雙極
采樣率（每秒）： 220k
其它名稱： AD5663BRMZ-REEL7DKR
AD5663
Rev. 0 | Page 14 of 24
THEORY OF OPERATION
D/A SECTION
The AD5663 DAC is fabricated on a CMOS process. The
architecture consists of a string DAC followed by an output
buffer amplifier. Figure 27 shows a block diagram of the DAC
architecture.
DAC
REGISTER
RESISTOR
STRING
REF (+)
VDD
GND
REF (–)
VOUT
OUTPUT
AMPLIFIER
(GAIN = +2)
0
585
5-
0
32
Figure 27. DAC Architecture
Because the input coding to the DAC is straight binary, the ideal
output voltage is given by
×
=
65,536
D
V
REF
OUT
where D is the decimal equivalent of the binary code that is
loaded to the DAC register. It can range from 0 to 65,535.
RESISTOR STRING
The resistor string section is shown in Figure 28. It is a string of
resistors, each of Value R. The code loaded to the DAC register
determines at which node on the string the voltage is tapped off
to be fed into the output amplifier. The voltage is tapped off by
closing one of the switches connecting the string to the amplifier.
Because it is a string of resistors, it is guaranteed monotonic.
R
TO OUTPUT
AMPLIFIER
0
58
55
-0
33
Figure 28. Resistor String
OUTPUT AMPLIFIER
The output buffer amplifier can generate rail-to-rail voltages on
its output, which gives an output range of 0 V to VDD. It can drive
a load of 2 kΩ in parallel with 1000 pF to GND.
The source and sink capabilities of the output amplifier can be
seen in Figure 14. The slew rate is 1.8 V/μs with a 1/4 to 3/4
full-scale settling time of 10 μs.
SERIAL INTERFACE
The AD5663 has a 3-wire serial interface (SYNC, SCLK, and
DIN) that is compatible with SPI, QSPI, and MICROWIRE
interface standards, as well as with most DSPs. See Figure 2 for
a timing diagram of a typical write sequence.
The write sequence begins by bringing the SYNC line low. Data
from the DIN line is clocked into the 24-bit shift register on the
falling edge of SCLK. The serial clock frequency can be as high
as 50 MHz, making the AD5663 compatible with high speed
DSPs. On the 24th falling clock edge, the last data bit is clocked
in and the programmed function is executed; that is, there is a
change in DAC register contents and/or a change in the mode
of operation. At this stage, the SYNC line can be kept low or be
brought high. In either case, it must be brought high for a mini-
mum of 15 ns before the next write sequence so that a falling edge
of SYNC can initiate the next write sequence. Because the SYNC
buffer draws more current when VIN = 2.0 V than it does when
VIN = 0.10 V, SYNC should be idled low between write sequences
for even lower power operation. As mentioned previously,
however, it must be brought high again just before the next
write sequence.
INPUT SHIFT REGISTER
The input shift register is 24 bits wide (see Figure 29). The first
two bits are don’t cares. The next three are the Command Bit C2
to Command Bit C0 (see Table 7), followed by the 3-bit DAC
Address A2 to DAC Address A0 (see Table 8), and, finally, the
16-bit data-word. These are transferred to the DAC register on
the 24th falling edge of SCLK.
Table 7. Command Definition
C2
C1
C0
Command
0
Write to input register n
0
1
Update DAC register n
0
1
0
Write to input register n, update all
(software LDAC)
0
1
Write to and update DAC channel n
1
0
Power down DAC (power up)
1
0
1
Reset
1
0
LDAC register setup
1
Reserved
相關(guān)PDF資料
PDF描述
ICS85222AM-02 IC CLK BUFFER TRANSLA 1:2 8-SOIC
AD5663BCPZ-REEL7 IC DAC NANO 16BIT DUAL 10-LFCSP
MC100ES6220AER2 IC CLK BUFFER 1:10 1GHZ 52-LQFP
AD5663BRMZ-1REEL7 IC DAC 16BIT DUAL 10-MSOP
IDT5T907PAGI8 IC CLK BUFF 1:10 250MHZ 48-TSSOP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD5663R 制造商:AD 制造商全稱:Analog Devices 功能描述:Dual 12-/14-/16-Bit nanoDAC with 5 ppm/C On-Chip Reference
AD5663RBCPZ-3R2 功能描述:IC DAC NANO 16BIT DUAL 10-LFCSP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:nanoDAC™ 標(biāo)準(zhǔn)包裝:47 系列:- 設(shè)置時(shí)間:2µs 位數(shù):14 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:1 電壓電源:單電源 功率耗散（最大）:55µW 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:28-SSOP（0.209"，5.30mm 寬） 供應(yīng)商設(shè)備封裝:28-SSOP 包裝:管件 輸出數(shù)目和類型:1 電流，單極；1 電流，雙極 采樣率（每秒）:*
AD5663RBCPZ-3REEL7 功能描述:IC DAC NANO 16BIT 1.25V 10-LFCSP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:nanoDAC™ 產(chǎn)品培訓(xùn)模塊:LTC263x 12-, 10-, and 8-Bit VOUT DAC Family 特色產(chǎn)品:LTC2636 - Octal 12-/10-/8-Bit SPI VOUT DACs with 10ppm/°C Reference 標(biāo)準(zhǔn)包裝:91 系列:- 設(shè)置時(shí)間:4µs 位數(shù):10 數(shù)據(jù)接口:MICROWIRE?，串行，SPI? 轉(zhuǎn)換器數(shù)目:8 電壓電源:單電源 功率耗散（最大）:2.7mW 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:14-WFDFN 裸露焊盤 供應(yīng)商設(shè)備封裝:14-DFN-EP（4x3） 包裝:管件 輸出數(shù)目和類型:8 電壓，單極 采樣率（每秒）:*
AD5663RBCPZ-5REEL7 制造商:AD 制造商全稱:Analog Devices 功能描述:Dual 12-/14-/16-Bit nanoDAC with 5 ppm/C On-Chip Reference
AD5663RBRMZ-3 功能描述:IC DAC NANO 16BIT 1.25V 10-MSOP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:nanoDAC™ 標(biāo)準(zhǔn)包裝:1 系列:- 設(shè)置時(shí)間:4.5µs 位數(shù):12 數(shù)據(jù)接口:串行，SPI? 轉(zhuǎn)換器數(shù)目:1 電壓電源:單電源 功率耗散（最大）:- 工作溫度:-40°C ~ 125°C 安裝類型:表面貼裝 封裝/外殼:8-SOIC（0.154"，3.90mm 寬） 供應(yīng)商設(shè)備封裝:8-SOICN 包裝:剪切帶 (CT) 輸出數(shù)目和類型:1 電壓，單極；1 電壓，雙極 采樣率（每秒）:* 其它名稱:MCP4921T-E/SNCTMCP4921T-E/SNRCTMCP4921T-E/SNRCT-ND
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*