- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄373883 > AD5601 (Analog Devices, Inc.) 2.7 V to 5.5 V, <100 UA, 8-/10-/12-Bit nanoDAC D/A, SPI Interface, SC70 Package PDF資料下載
參數(shù)資料
| 型號： | AD5601 |
| 廠商： | Analog Devices, Inc. |
| 英文描述： | 2.7 V to 5.5 V, <100 UA, 8-/10-/12-Bit nanoDAC D/A, SPI Interface, SC70 Package |
| 中文描述： | 2.7 V至5.5 V，“100聯(lián)合航空，8-/10-/12-Bit nanoDAC系列的D / A，SPI接口，SC70封裝 |
| 文件頁數(shù)： | 14/20頁 |
| 文件大?。?/td> | 599K |
| 代理商： | AD5601 |
AD5601/AD5611/AD5621
Preliminary Technical Data
Rev. PrC | Page 14 of 20
0
DIN
DB15
DB16
DB0
DB0
INVALID WRITE SEQUENCE:
SYNC HIGH BEFORE 16
TH
FALLING EDGE
VALID WRITE SEQUENCE, OUTPUT UPDATES
ON THE 16
TH
FALLING EDGE
SYNC
SCLK
Figure 27. SYNC Interrupt Facility
SYNC INTERRUPT
In a normal write sequence, the SYNC line is kept low for at
least 16 falling edges of SCLK and the DAC is updated on the
16
th
falling edge. However, if SYNC is brought high before the
16
th
falling edge, this acts as an interrupt to the write sequence.
The shift register is reset and the write sequence is seen as
invalid. Neither an update of the DAC register contents nor a
change in the operating mode occurs (see Figure 27).
POWER-ON RESET
The AD5601/AD5611/AD5621 contain a power-on reset circuit
that controls the output voltage during power-up. The DAC
register is filled with zeros and the output voltage is 0 V. It
remains there until a valid write sequence is made to the DAC.
This is useful in applications in which it is important to know
the state of the DAC’s output while it is in the process of
powering up.
POWER-DOWN MODES
The AD5601/AD5611/AD5621 have four separate modes of
operation. These modes are software-programmable by setting
two bits (DB15 and DB14) in the control register. Table 6 shows
how the state of the bits corresponds to the mode of operation
of the device.
Table 6. Modes of Operation for the AD5601/AD5611/
AD5621
DB15
DB14
0
0
0
1
1
0
1
1
Operating Mode
Normal operation
Power-down mode
1 k to GND
100 k to GND
Three-state
When both bits are set to 0, the part works normally with its
normal power consumption of 100 μA maximum at 5 V.
However, for the three power-down modes, the supply current
falls to <100 nA at 3 V. Not only does the supply current fall, but
the output stage is also internally switched from the output of
the amplifier to a resistor network of known values. This has the
advantage that the output impedance of the part is known while
the part is in power-down mode. There are three different
options: the output is connected internally to GND through a
1 k resistor or a 100 k resistor, or the output is left open-
circuited (three-state). Figure 28 shows the output stage.
POWER-DOWN
CIRCUITRY
RESISTOR
NETWORK
V
OUT
RESISTOR
STRING DAC
AMPLIFIER
0
Figure 28. Output Stage During Power-Down
The bias generator, output amplifier, resistor string, and other
associated linear circuitry are all shut down when the power-
down mode is activated. However, the contents of the DAC
register are unaffected when in power-down. The time to exit
power-down is typically 2.5 μs for V
DD
= 5 V and 5 μs for
V
DD
= 3 V. See Figure 20 for a plot.
MICROPROCESSOR INTERFACING
AD5601/AD5611/AD5621 to ADSP-2101/ADSP-2103
Interface
Figure 29 shows a serial interface between the AD5601/
AD5611/AD5621 and the ADSP-2101/ADSP-2103. The
ADSP-2101/ADSP-2103 should be set up to operate in SPORT
transmit alternate framing mode. The ADSP-2101/ADSP-2103
SPORT are programmed through the SPORT control register
and should be configured as follows: internal clock operation,
active low framing, and 16-bit word length. Transmission is
initiated by writing a word to the Tx register after the SPORT
has been enabled.
ADSP-2101/
ADSP-2103*
AD5601/AD5611/
AD5621*
*ADDITIONAL PINS OMITTED FOR CLAIRTY
TFS
DT
SCLK
SYNC
DIN
SCLK
0
Figure 29. AD5601/AD5611/AD5621 to ADSP-2101/ADSP-2103 Interface
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AD5611 | 2.7 V to 5.5 V, <100 UA, 8-/10-/12-Bit nanoDAC D/A, SPI Interface, SC70 Package |
| AD5611AKS | 2.7 V to 5.5 V, <100 UA, 8-/10-/12-Bit nanoDAC D/A, SPI Interface, SC70 Package |
| AD5621 | 2.7 V to 5.5 V, <100 UA, 8-/10-/12-Bit nanoDAC D/A, SPI Interface, SC70 Package |
| AD5621AKS | 2.7 V to 5.5 V, <100 UA, 8-/10-/12-Bit nanoDAC D/A, SPI Interface, SC70 Package |
| AD5601BKS | 2.7 V to 5.5 V, <100 UA, 8-/10-/12-Bit nanoDAC D/A, SPI Interface, SC70 Package |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD5601_13 | 制造商:AD 制造商全稱:Analog Devices 功能描述:2.7 V to 5.5 V, <100 ??A, 8-/10-/12-Bit nanoDAC, SPI Interface in LFCSP and SC70 |
| AD5601BCPZ | 制造商:Analog Devices 功能描述:DAC 8BIT +/-0.5LSB 5.5VIN 6LFCSP 制造商:Analog Devices 功能描述:DAC, 8BIT, +/-0.5LSB, 5.5VIN, 6LFCSP |
| AD5601BCPZ-RL7 | 功能描述:IC DAC 8BIT SPI 6LFCSP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:nanoDAC™ 產(chǎn)品培訓模塊:Data Converter Fundamentals DAC Architectures 設(shè)計資源:Unipolar, Precision DC Digital-to-Analog Conversion using AD5450/1/2/3 8-14-Bit DACs (CN0052) Precision, Bipolar, Configuration for AD5450/1/2/3 8-14bit Multiplying DACs (CN0053) AC Signal Processing Using AD5450/1/2/3 Current Output DACs (CN0054) Programmable Gain Element Using AD5450/1/2/3 Current Output DAC Family (CN0055) Single Supply Low Noise LED Current Source Driver Using a Current Output DAC in the Reverse Mode (CN0139) 標準包裝:10,000 系列:- 設(shè)置時間:- 位數(shù):12 數(shù)據(jù)接口:DSP，MICROWIRE?，QSPI?，串行，SPI? 轉(zhuǎn)換器數(shù)目:1 電壓電源:單電源 功率耗散（最大）:- 工作溫度:-40°C ~ 125°C 安裝類型:表面貼裝 封裝/外殼:SOT-23-8 薄型，TSOT-23-8 供應商設(shè)備封裝:TSOT-23-8 包裝:帶卷 (TR) 輸出數(shù)目和類型:1 電流，單極；1 電流，雙極 采樣率（每秒）:2.7M |
| AD5601BKS | 制造商:AD 制造商全稱:Analog Devices 功能描述:2.7 V to 5.5 V, <100 UA, 8-/10-/12-Bit nanoDAC D/A, SPI Interface, SC70 Package |
| AD5601BKSZ-500RL7 | 功能描述:IC DAC 8BIT BUFF V-OUT SC70-6 RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:nanoDAC™ 產(chǎn)品培訓模塊:Data Converter Fundamentals DAC Architectures 設(shè)計資源:Unipolar, Precision DC Digital-to-Analog Conversion using AD5450/1/2/3 8-14-Bit DACs (CN0052) Precision, Bipolar, Configuration for AD5450/1/2/3 8-14bit Multiplying DACs (CN0053) AC Signal Processing Using AD5450/1/2/3 Current Output DACs (CN0054) Programmable Gain Element Using AD5450/1/2/3 Current Output DAC Family (CN0055) Single Supply Low Noise LED Current Source Driver Using a Current Output DAC in the Reverse Mode (CN0139) 標準包裝:10,000 系列:- 設(shè)置時間:- 位數(shù):12 數(shù)據(jù)接口:DSP，MICROWIRE?，QSPI?，串行，SPI? 轉(zhuǎn)換器數(shù)目:1 電壓電源:單電源 功率耗散（最大）:- 工作溫度:-40°C ~ 125°C 安裝類型:表面貼裝 封裝/外殼:SOT-23-8 薄型，TSOT-23-8 供應商設(shè)備封裝:TSOT-23-8 包裝:帶卷 (TR) 輸出數(shù)目和類型:1 電流，單極；1 電流，雙極 采樣率（每秒）:2.7M |
發(fā)布緊急采購，3分鐘左右您將得到回復。