參數(shù)資料
型號: AD5555CRU
廠商: ANALOG DEVICES INC
元件分類: DAC
英文描述: Dual, Current-Output, Serial-Input, 16-/14-Bit DAC
中文描述: SERIAL INPUT LOADING, 0.5 us SETTLING TIME, 14-BIT DAC, PDSO16
封裝: MO-153AB, TSSOP-16
文件頁數(shù): 8/16頁
文件大?。?/td> 1419K
代理商: AD5555CRU
AD5545/AD5555
Table 5. AD5555 Control Logic Truth Table
CS
CLK
LDAC
H
X
H
L
L
H
L
+
H
RS
H
H
H
MSB
X
X
X
Serial Shift Register Function
No Effect
No Effect
Shift Register Data
Advanced One Bit
No Effect
No Effect
Input Register Function
Latched
Latched
Latched
DAC Register
Latched
Latched
Latched
L
+
H
L
H
H
H
H
X
X
Latched
Selected DAC Updated
with Current SR Current
Latched
Latched
Latched
Latched Data = 0x0000
Latched Data = 0x2000
Latched
Latched
H
H
H
H
H
X
X
X
X
X
L
H
+
H
H
H
H
H
L
L
X
X
X
0
H
No Effect
No Effect
No Effect
No Effect
No Effect
Transparent
Latched
Latched
Latched Data = 0x0000
Latched Data = 0x2000
NOTES
1. SR = Shift Register,
+ = Positive Logic Transition, and X = Don’t Care.
2. At power-on, both the input register and the DAC register are loaded with all 0s.
Table 6. AD5545 Serial Input Register Data Format, Data Is Loaded in the MSB-First Format
MSB
Bit Position
B17
B16
B15
B14
B13
Data Word
A1
A0
D15
D14
D13
B12
D12
B11
D11
B10
D10
B9
D9
B8
D8
B7
D7
B6
D6
B5
D5
B4
D4
B3
D3
B2
D2
B1
D1
LSB
B0
D0
Note that only the last 18 bits of data clocked into the serial register (Address + Data) are inspected when the CS line’s positive edge
returns to logic high. At this point, an internally generated load strobe transfers the serial register data contents (Bits D15–D0) to the
decoded DAC input register address determined by Bits A1 and A0. Any extra bits clocked into the AD5545 shift register are ignored; only
the last 18 bits clocked in are used. If double-buffered data is not needed, the LDAC pin can be tied logic low to disable the DAC registers.
Table 7. AD5555 Serial Input Register Data Format, Data Is Loaded in the MSB-First Format
MSB
Bit Position
B15
B14
B13
B12
Data Word
A1
A0
D13
D12
B11
D11
B10
D10
B9
D9
B8
D8
B7
D7
B6
D6
B5
D5
B4
D4
B3
D3
B2
D2
B1
D1
LSB
B0
D0
Note that only the last 16 bits of data clocked into the serial register (Address + Data) are inspected when the CS line’s positive edge
returns to logic high. At this point, an internally generated load strobe transfers the serial register data contents (Bits D13–D0) to the
decoded DAC input register address determined by Bits A1 and A0. Any extra bits clocked into the AD5555 shift register are ignored; only
the last 16 bits clocked in are used. If double-buffered data is not needed, the LDAC pin can be tied logic low to disable the DAC registers.
Table 8. Address Decode
A1
A0
DAC Decoded
0
0
None
0
1
DAC A
1
0
DAC B
1
1
DAC A and DAC B
Rev. 0 | Page 8 of 16
相關(guān)PDF資料
PDF描述
AD5555CRU-REEL7 Dual, Current-Output, Serial-Input, 16-/14-Bit DAC
AD5545 Dual, Current-Output, Serial-Input, 16-/14-Bit DAC
AD5545BRU-REEL7 Dual, Current-Output, Serial-Input, 16-/14-Bit DAC
AD5555 Dual, Current-Output, Serial-Input, 16-/14-Bit DAC
AD5570WRS True Accuracy, 16-Bit 12 V/15 V, Serial Input Voltage Output DAC
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD5555CRU-REEL7 功能描述:IC DAC 14BIT DUAL 3WIRE 16-TSSOP RoHS:否 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:47 系列:- 設(shè)置時間:2µs 位數(shù):14 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:1 電壓電源:單電源 功率耗散(最大):55µW 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:28-SSOP(0.209",5.30mm 寬) 供應(yīng)商設(shè)備封裝:28-SSOP 包裝:管件 輸出數(shù)目和類型:1 電流,單極;1 電流,雙極 采樣率(每秒):*
AD5555CRUZ 功能描述:IC DAC 14BIT DUAL SRL IN 16TSSOP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:50 系列:- 設(shè)置時間:4µs 位數(shù):12 數(shù)據(jù)接口:串行 轉(zhuǎn)換器數(shù)目:2 電壓電源:單電源 功率耗散(最大):- 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:8-TSSOP,8-MSOP(0.118",3.00mm 寬) 供應(yīng)商設(shè)備封裝:8-uMAX 包裝:管件 輸出數(shù)目和類型:2 電壓,單極 采樣率(每秒):* 產(chǎn)品目錄頁面:1398 (CN2011-ZH PDF)
AD5555CRUZ-REEL7 功能描述:IC DAC 14BIT DUAL 3WIRE 16-TSSOP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:47 系列:- 設(shè)置時間:2µs 位數(shù):14 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:1 電壓電源:單電源 功率耗散(最大):55µW 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:28-SSOP(0.209",5.30mm 寬) 供應(yīng)商設(shè)備封裝:28-SSOP 包裝:管件 輸出數(shù)目和類型:1 電流,單極;1 電流,雙極 采樣率(每秒):*
AD5556 制造商:AD 制造商全稱:Analog Devices 功能描述:Dual 8-,10-,12-Bit High Bandwidth Multiplying DACs with Serial Interface
AD5556CRU 功能描述:IC DAC 14BIT PARALL IN 28-TSSOP RoHS:否 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:47 系列:- 設(shè)置時間:2µs 位數(shù):14 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:1 電壓電源:單電源 功率耗散(最大):55µW 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:28-SSOP(0.209",5.30mm 寬) 供應(yīng)商設(shè)備封裝:28-SSOP 包裝:管件 輸出數(shù)目和類型:1 電流,單極;1 電流,雙極 采樣率(每秒):*