參數(shù)資料
型號: AD5533
廠商: Analog Devices, Inc.
元件分類: DC/DC變換器
英文描述: RE Series - Econoline Unregulated DC-DC Converters; Input Voltage (Vdc): 12V; Output Voltage (Vdc): 12V; Power: 1W; Industry Standard Pinout; 1kVDC & 2kVDC Isolation; UL94V-0 Package Material; Optional Continuous Short Circuit Protected; Fully Encapsulated; Custom Solutions Available; Efficiency to 85%
中文描述: 32通道無限采樣保持
文件頁數(shù): 9/16頁
文件大?。?/td> 224K
代理商: AD5533
AD5533
–9–
REV. 0
TERMINOLOGY
V
IN
to V
OUT
Nonlinearity
This is a measure of the maximum deviation from a straight line
passing through the endpoints of the V
IN
versus V
OUT
transfer
function. It is expressed as a percentage of the full-scale span.
Offset Error
This is a measure of the output error when V
IN
= 70 mV. Ideally,
with V
IN
= 70 mV:
V
OUT
= (
Gain
×
70) – ((
Gain
– 1)
×
V
OFFS_IN
)
mV
Offset error is a measure of the difference between V
OUT
(actual)
and V
OUT
(ideal). It is expressed in mV and can be positive or
negative. See Figure 5.
Gain Error
This is a measure of the span error of the analog channel. It is
the deviation in slope of the transfer function. See Figure 5. It
is calculated as:
Gain Error
=
Actual Full-Scale Output
Ideal Full-Scale Output –
Offset Error
where
Ideal Full-Scale Output
=
Ideal Gain
×
2.96 – ((
Ideal Gain
-1)
×
V
OFFS_IN
)
Ideal Gain = 3.52
Output Temperature Coefficient
This is a measure of the change in analog output with changes
in temperature. It is expressed in ppm/
°
C.
DC Power-Supply Rejection Ratio
DC Power-Supply Rejection Ratio (PSRR) is a measure of the
change in analog output for a change in supply voltage (V
DD
and V
SS
). It is expressed in dBs. V
DD
and V
SS
are varied
±
5%.
DC Crosstalk
This the dc change in the output level of one channel in response
to a full-scale change in the output of all other channels. It is
expressed in
μ
V.
Output Settling Time
This is the time taken from when
BUSY
goes high to when the
output has settled to
±
0.018%.
Acquisition Time
This is the time taken for the V
IN
input to be acquired. It is the
length of time that
BUSY
stays low.
OFFS_IN Settling Time
This is the time taken from a 0 V–3 V step change in input volt-
age on OFFS_IN until the output has settled to within
±
0.35%.
Digital Feedthrough
This is a measure of the impulse injected into the analog outputs
from the digital control inputs when the part is not being written
to, i.e.,
CS
/
SYNC
is high. It is specified in nV-secs and is mea-
sured with a worst-case change on the digital input pins, e.g.,
from all 0s to all 1s and vice versa.
Output Noise Spectral Density
This is a measure of internally generated random noise. Random
noise is characterized as a spectral density (voltage per root Hertz).
It is measured by loading all DACs to midscale and measuring
noise at the output. It is measured in nV/(
Hz
)
1/2
.
AC Crosstalk
This is the area of the glitch that occurs on the output of one
channel while another channel is acquiring. It is expressed in
nV-secs.
2.96
3V
70mV
0V
V
OUT
IDEAL
TRANSFER
FUNCTION
ACTUAL
TRANSFER
FUNCTION
OFFSET
ERROR
GAIN ERROR +
OFFSET ERROR
V
IN
UPPER
DEADBAND
LOWER
DEADBAND
Figure 5. SHA Transfer Function
相關(guān)PDF資料
PDF描述
AD5533ABC-1 32-Channel, 14-Bit Voltage-Output DAC
AD5541LR 5 V, Serial-Input Voltage-Output, 16-Bit DACs
AD5542AR 5 V, Serial-Input Voltage-Output, 16-Bit DACs
AD5542JR 5 V, Serial-Input Voltage-Output, 16-Bit DACs
AD5541BR 5 V, Serial-Input Voltage-Output, 16-Bit DACs
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD5533ABC-1 制造商:Analog Devices 功能描述:Sample and Hold 32-CH 16us 74-Pin CSP-BGA
AD5533ABC-1REEL 制造商:Analog Devices 功能描述:Sample and Hold 32-CH 16us 74-Pin CSP-BGA T/R
AD5533ABCZ-1 制造商:Analog Devices 功能描述:Sample and Hold 32-CH 16us 74-Pin CSP-BGA
AD5533B 制造商:AD 制造商全稱:Analog Devices 功能描述:32-Channel Precision Infinite Sample-and-Hold
AD5533BBC-1 制造商:Analog Devices 功能描述:Sample and Hold 32-CH 16us 74-Pin CSP-BGA 制造商:Rochester Electronics LLC 功能描述:32 CHANNEL, INFINITE SHA ONLY I.C. - Bulk