- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄373881 > AD5533 (Analog Devices, Inc.) RE Series - Econoline Unregulated DC-DC Converters; Input Voltage (Vdc): 12V; Output Voltage (Vdc): 12V; Power: 1W; Industry Standard Pinout; 1kVDC & 2kVDC Isolation; UL94V-0 Package Material; Optional Continuous Short Circuit Protected; Fully Encapsulated; Custom Solutions Available; Efficiency to 85% PDF資料下載
參數(shù)資料
| 型號(hào)： | AD5533 |
| 廠商： | Analog Devices, Inc. |
| 元件分類： | DC/DC變換器 |
| 英文描述： | RE Series - Econoline Unregulated DC-DC Converters; Input Voltage (Vdc): 12V; Output Voltage (Vdc): 12V; Power: 1W; Industry Standard Pinout; 1kVDC & 2kVDC Isolation; UL94V-0 Package Material; Optional Continuous Short Circuit Protected; Fully Encapsulated; Custom Solutions Available; Efficiency to 85% |
| 中文描述： | 32通道無限采樣保持 |
| 文件頁數(shù)： | 11/16頁 |
| 文件大?。?/td> | 224K |
| 代理商： | AD5533 |
AD5533
–11–
REV. 0
FUNCTIONAL DESCRIPTION
The AD5533 can be thought of as consisting of an ADC and 32
DACs in a single package. The input voltage V
IN
is sampled
and converted into a digital word. The digital result is loaded
into one of the DAC registers and is converted (with gain and
offset) into an analog output voltage (V
OUT
0–V
OUT
31). Since
the channel output voltage is effectively the output of a DAC
there is no droop associated with it. As long as power to the
device is maintained, the output voltage will remain constant
until this channel is addressed again.
To update a single channel’s output voltage, the required new
voltage level is set up on the common input pin, V
IN
. The desired
channel is then addressed via the parallel port or the serial port.
When the channel address has been loaded, provided
TRACK
is
high, the circuit begins to acquire the correct code to load to the
DAC in order that the DAC output matches the voltage on V
IN
.
The
BUSY
pin goes low and remains so until the acquisition is
complete. The noninverting input to the output buffer is tied to
V
IN
during the acquisition period to avoid spurious outputs while
the DAC acquires the correct code. The acquisition is completed
in 16
μ
s max. The
BUSY
pin goes high and the updated DAC
output assumes control of the output voltage. The output voltage
of the DAC is connected to the noninverting input of the output
buffer. The held voltage will remain on the output pin indefinitely,
without drooping, as long as power to the device is maintained.
On power-on, all the DACs, including the offset channel, are
loaded with zeros. The outputs of the DACs are at 50 mV typical
(negative full-scale). If the OFFS_IN pin is driven by the on-board
offset channel, the outputs V
OUT
0 to V
OUT
31 are also at 50 mV on
power-on since OFFS_IN = 50 mV (V
OUT
= 3.5
2 ×
V
DAC
– 3.52
×
V
OFFS_IN
= 176 mV – 126 mV = 50 mV).
Analog Input
The equivalent analog input circuit is shown in Figure 11. The
Capacitor C1 is typically 20 pF and can be attributed to pin
capacitance and 32 off-channels. When a channel is selected, an
extra 7.5 pF (typ) is switched in. This Capacitor C2 is charged to
the previously acquired voltage on that particular channel so
it must charge/discharge to the new level. It is essential that the
external source can charge/discharge this additional capaci-
tance within 1
μ
s–2
μ
s of channel selection so that V
IN
can be
acquired accurately. For this reason a low impedance source is
recommended.
C1
20pF
V
IN
C2
7.5pF
ADDRESSED CHANNEL
Figure 11. Analog Input Circuit
Large source impedances will significantly affect the performance
of the ADC. This may necessitate the use of an input buffer
amplifier.
Output Buffer Stage—Gain and Offset
The function of the output buffer stage is to translate the 0 V–3 V
output of the DAC to a wider range. This is done by gaining up
the DAC output by 3.52 and offsetting the voltage by the volt-
age on OFFS_IN pin.
V
OUT
= 3.52
×
V
DAC
– 2.52
×
V
OFFS_IN
V
DAC
is the output of the DAC.
V
OFFS_IN
is the voltage at the OFFS_IN pin.
Table I shows how the output range on V
OUT
relates to the offset
voltage supplied by the user.
Table I. Sample Output Voltage Ranges
V
OFFS_IN
(V)
0.5
1
V
DAC
(V)
0 to 3
0 to 3
V
OUT
(V)
–1.26 to +9.3
–2.52 to +8.04
V
OUT
is limited only by the headroom of the output amplifiers.
V
OUT
must be within maximum ratings.
Offset Voltage Channel
The offset voltage can be externally supplied by the user at
OFFS_IN or it can be supplied by an additional offset voltage
channel on the device itself. The required offset voltage is set up
on V
IN
and acquired by the offset DAC. This offset channel’s
DAC output is directly connected to OFFS_OUT. By connect-
ing OFFS_OUT to OFFS_IN this offset voltage can be used as
the offset voltage for the 32-output amplifiers. It is important to
choose the offset so that V
OUT
is within maximum ratings.
TRACK
V
IN
DAC
ACQUISITION
CIRCUIT
V
OUT
1
BUSY
OUTPUT
STAGE
CONTROLLER
THRESHOLD
VOLTAGE
PIN
DRIVER
DEVICE
UNDER
TEST
ONLY ONE CHANNEL SHOWN FOR SIMPLICITY
AD5533
Figure 12. Typical ATE Circuit Using
TRACK
Input
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AD5533ABC-1 | 32-Channel, 14-Bit Voltage-Output DAC |
| AD5541LR | 5 V, Serial-Input Voltage-Output, 16-Bit DACs |
| AD5542AR | 5 V, Serial-Input Voltage-Output, 16-Bit DACs |
| AD5542JR | 5 V, Serial-Input Voltage-Output, 16-Bit DACs |
| AD5541BR | 5 V, Serial-Input Voltage-Output, 16-Bit DACs |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD5533ABC-1 | 制造商:Analog Devices 功能描述:Sample and Hold 32-CH 16us 74-Pin CSP-BGA |
| AD5533ABC-1REEL | 制造商:Analog Devices 功能描述:Sample and Hold 32-CH 16us 74-Pin CSP-BGA T/R |
| AD5533ABCZ-1 | 制造商:Analog Devices 功能描述:Sample and Hold 32-CH 16us 74-Pin CSP-BGA |
| AD5533B | 制造商:AD 制造商全稱:Analog Devices 功能描述:32-Channel Precision Infinite Sample-and-Hold |
| AD5533BBC-1 | 制造商:Analog Devices 功能描述:Sample and Hold 32-CH 16us 74-Pin CSP-BGA 制造商:Rochester Electronics LLC 功能描述:32 CHANNEL, INFINITE SHA ONLY I.C. - Bulk |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。