- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄8981 > AD5420AREZ (Analog Devices Inc)IC DAC 16BIT 1CH SER 24TSSOP PDF資料下載
參數(shù)資料
| 型號(hào)： | AD5420AREZ |
| 廠商： | Analog Devices Inc |
| 文件頁(yè)數(shù)： | 13/32頁(yè) |
| 文件大?。?/td> | 0K |
| 描述： | IC DAC 16BIT 1CH SER 24TSSOP |
| 產(chǎn)品培訓(xùn)模塊： | Data Converter Fundamentals DAC Architectures Weigh Scale Introduction |
| 設(shè)計(jì)資源： | Simplified 16-Bit, 4 mA-to-20 mA Output Solution Using AD5420 (CN0098) |
| 標(biāo)準(zhǔn)包裝： | 62 |
| 設(shè)置時(shí)間： | 10µs |
| 位數(shù)： | 16 |
| 數(shù)據(jù)接口： | DSP，MICROWIRE?，QSPI?，串行，SPI? |
| 轉(zhuǎn)換器數(shù)目： | 1 |
| 電壓電源： | 模擬和數(shù)字 |
| 功率耗散（最大）： | 950mW |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類(lèi)型： | 表面貼裝 |
| 封裝/外殼： | 24-TSSOP（0.173"，4.40mm）裸露焊盤(pán) |
| 供應(yīng)商設(shè)備封裝： | 24-TSSOP 裸露焊盤(pán) |
| 包裝： | 管件 |
| 輸出數(shù)目和類(lèi)型： | 1 電流，單極 |
| 采樣率（每秒）： | * |
| 產(chǎn)品目錄頁(yè)面： | 782 (CN2011-ZH PDF) |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)當(dāng)前第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)
AD5410/AD5420
Data Sheet
Rev. F | Page 20 of 32
POWER-ON STATE
circuit ensures that all registers are loaded with zero code. As
such, the output is disabled (tristate). Also upon power-on,
internal calibration registers are read, and the data is applied to
internal calibration circuitry. For a reliable read operation, there
must be sufficient voltage on the AVDD supply when the read event
is triggered by the DVCC power supply powering up. Powering
up the DVCC supply after the AVDD supply ensures this. If DVCC
and AVDD are powered up simultaneously or if the internal DVCC
is enabled, the supplies should be powered up at a rate greater
than, typically, 500 V/sec or 24 V per 50 ms. If this cannot be
after power-on. This performs a power-on reset event, reading
the calibration registers and ensuring specified operation of the
TRANSFER FUNCTION
For the 0 mA to 20 mA, 0 mA to 24 mA, and 4 mA to 20 mA
current output ranges, the output current is respectively
expressed as
D
I
N
OUT
2
mA
20
D
I
N
OUT
2
mA
24
mA
4
2
mA
16
D
I
N
OUT
where:
D
is the decimal equivalent of the code loaded to the DAC.
N
is the bit resolution of the DAC.
DATA REGISTER
The data register is addressed by setting the address byte of the
input shift register to 0x01. The data to be written to the data
register is entered in Position DB15 to Position DB4 for the
as shown in Table 12 and Table 13, respectively.
CONTROL REGISTER
The control register is addressed by setting the address byte of
the input shift register to 0x55. The data to be written to the
control register is entered in Position DB15 to Position DB0,
as shown in Table 14. The control register bit functions are
described in Table 10.
Table 10. Control Register Bit Functions
Bit
Description
REXT
Setting this bit selects the external current setting
for further details. When using an external current
setting resistor, it is recommended to only set REXT
when also setting the OUTEN bit. Alternately, REXT
can be set before the OUTEN bit is set, but the range
(see Table 11) must be changed on the write in which
the output is enabled. See Figure 40 for best practice.
OUTEN
Output enable. This bit must be set to enable the
output.
SR Clock
Features section.
SR Step
Features section.
SREN
Digital slew rate control enable.
DCEN
Daisy-chain enable.
R2, R1, R0
Output range select. See Table 11.
Table 11. Output Range Options
R2
R1
R0
Output Range Selected
1
0
1
4 mA to 20 mA current range
1
0
0 mA to 20 mA current range
1
0 mA to 24 mA current range
Table 12. Programming the AD5410 Data Register
MSB
LSB
DB15
DB14
DB13
DB12
DB11
DB10
DB9
DB8
DB7
DB6
DB5
DB4
DB3
DB2
DB1
DB0
12-bit data-word
1 X = don’t care.
Table 13. Programming the AD5420 Data Register
MSB
LSB
DB15
DB14
DB13
DB12
DB11
DB10
DB9
DB8
DB7
DB6
DB5
DB4
DB3
DB2
DB1
DB0
16-bit data-word
Table 14. Programming the Control Register
MSB
LSB
DB15
DB14
DB13
DB12
DB11
DB10
DB9
DB8
DB7
DB6
DB5
DB4
DB3
DB2
DB1
DB0
0
REXT
OUTEN
SR clock
SR step
SREN
DCEN
R2
R1
R0
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| VI-B0V-MY-F4 | CONVERTER MOD DC/DC 5.8V 50W |
| VE-26N-MW-F1 | CONVERTER MOD DC/DC 18.5V 100W |
| AD5453YRMZ-REEL7 | IC DAC 14BIT MULTIPLYING 8-MSOP |
| VI-B0V-MY-F3 | CONVERTER MOD DC/DC 5.8V 50W |
| VE-26L-MW-F4 | CONVERTER MOD DC/DC 28V 100W |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD5420AREZ-REEL7 | 功能描述:IC DAC 16BIT 1CH SER 24TSSOP RoHS:是 類(lèi)別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:47 系列:- 設(shè)置時(shí)間:2µs 位數(shù):14 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:1 電壓電源:單電源 功率耗散（最大）:55µW 工作溫度:-40°C ~ 85°C 安裝類(lèi)型:表面貼裝 封裝/外殼:28-SSOP（0.209"，5.30mm 寬） 供應(yīng)商設(shè)備封裝:28-SSOP 包裝:管件 輸出數(shù)目和類(lèi)型:1 電流，單極；1 電流，雙極 采樣率（每秒）:* |
| AD5420BCPZ | 制造商:AD 制造商全稱(chēng):Analog Devices 功能描述:Single Channel, 16-Bit, Serial Input, Current Source DAC |
| AD5420BREZ | 制造商:Analog Devices 功能描述: |
| AD5421 | 制造商:AD 制造商全稱(chēng):Analog Devices 功能描述:Low Power HART Modem |
| AD5421_11 | 制造商:AD 制造商全稱(chēng):Analog Devices 功能描述:16-Bit, Serial Input, Loop-Powered, 4 mA to 20 mA DAC |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。