- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄10792 > AD5384BBC-5REEL7 (Analog Devices Inc)IC DAC 14BIT 40CH 5V 100-CSPBGA PDF資料下載
參數(shù)資料
| 型號(hào)： | AD5384BBC-5REEL7 |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 16/32頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC DAC 14BIT 40CH 5V 100-CSPBGA |
| 產(chǎn)品培訓(xùn)模塊： | Data Converter Fundamentals DAC Architectures |
| 產(chǎn)品變化通告： | AD5384 Models Discontinuation 15/May/2012 |
| 標(biāo)準(zhǔn)包裝： | 400 |
| 設(shè)置時(shí)間： | 8µs |
| 位數(shù)： | 14 |
| 數(shù)據(jù)接口： | 串行 |
| 轉(zhuǎn)換器數(shù)目： | 40 |
| 電壓電源： | 單電源 |
| 功率耗散（最大）： | 80mW |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 100-LFBGA，CSPBGA |
| 供應(yīng)商設(shè)備封裝： | 100-CSBGA（10x10） |
| 包裝： | 帶卷 (TR) |
| 輸出數(shù)目和類型： | 40 電壓，單極 |
| 采樣率（每秒）： | 125k |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁當(dāng)前第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁
Data Sheet
AD5384
HARDWARE FUNCTIONS
RESET FUNCTION
Bringing the RESET line low resets the contents of the internal
registers to their power-on reset state. RESET is a negative edge-
sensitive input. The default corresponds to m at full scale and to
c at zero. The contents of the DAC registers are cleared, setting
VOUT0 to VOUT39 to 0 V. The hardware reset activation time
takes 270 s. The falling edge of RESET initiates the reset
process; BUSY goes low during this process, returning high
when RESET is complete. While BUSY is low, all interfaces are
disabled, and all LDAC pulses are ignored. When BUSY returns
high, the device resumes normal operation, and the status of the
RESET pin is ignored until the next falling edge is detected. Do
not bring RESET low when the AD5384 is in power-down
mode.
ASYNCHRONOUS CLEAR FUNCTION
Bringing the CLR line low loads the contents of the DAC
registers with the data contained in the user-configurable CLR
register, and sets VOUT0 to VOUT39 accordingly. Use this
function in system calibration to load zero scale and full scale to
all channels. The execution time for CLR is 35 s.
BUSY AND LDAC FUNCTIONS
BUSY is a digital CMOS output that indicates the status of the
AD5384. The value of x2, the internal data loaded to the DAC
data register, is calculated each time the user writes new data to
the corresponding x1, c, or m registers. During the calculation
of x2, the BUSY output goes low. While BUSY is low, the user
can continue writing new data to the x1, m, or c registers, but
no DAC output updates can take place. The DAC outputs are
updated by bringing the LDAC input low. If LDAC goes low
while BUSY is active, the LDAC event is stored, and the DAC
outputs update immediately after BUSY goes high. The user can
hold the LDAC input permanently low, in which case, the DAC
outputs update immediately after BUSY goes high. BUSY also
goes low during power-on reset and when a falling edge is
detected on the RESET pin. During this time, all interfaces are
disabled, and any events on LDAC are ignored. The AD5384
contains an extra feature, whereby a DAC register does not
update unless its x2 register has been written to since the last
time LDAC was brought low. Normally, when LDAC is brought
low, the DAC registers fill with the contents of the x2 registers.
However, the AD5384 updates the DAC register only if the x2
data has changed, thereby removing unnecessary digital
crosstalk.
POWER-ON RESET
The AD5384 contains a power-on reset generator and state
machine. The power-on reset generator resets all registers to a
predefined state and configures the analog outputs as high
impedance. The BUSY pin goes low during the power-on reset
sequencing, preventing data writes to the device.
POWER-DOWN FEATURE
The AD5384 contains a global power-down feature that puts all
channels into low power mode and reduces the analog power
consumption to 2 A maximum and digital power consumption
to 20 A maximum. In power-down mode, the output amplifier
can be configured as a high impedance output, or it can provide
a 100 k load to ground. The contents of all internal registers
remain in power-down mode. When exiting power-down
mode, the settling time of the amplifier elapses before the
outputs settle to their correct values.
POWER SUPPLY SEQUENCING
The power-on reset circuitry requires that the AVDDx is applied
before or within 10 ms of DVDDx, which ensures that the
registers are correctly loaded with their default values. If it is not
possible for AVDDx to be applied within 10 ms of DVDDx, a
software or hardware reset is used to load the default register
values.
Rev. B | Page 23 of 32
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| VI-BN2-MW | CONVERTER MOD DC/DC 15V 100W |
| AD9774ASZ | IC DAC 14BIT 32MSPS 44-MQFP |
| VE-BTM-IV-S | CONVERTER MOD DC/DC 10V 150W |
| VI-BN1-MX-F4 | CONVERTER MOD DC/DC 12V 75W |
| VE-BTF-IV-S | CONVERTER MOD DC/DC 72V 150W |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD5384BBCZ-3 | 功能描述:IC DAC 14BIT 40CH 5V 100-CSPBGA RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:2,400 系列:- 設(shè)置時(shí)間:- 位數(shù):18 數(shù)據(jù)接口:串行 轉(zhuǎn)換器數(shù)目:3 電壓電源:模擬和數(shù)字 功率耗散（最大）:- 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:36-TFBGA 供應(yīng)商設(shè)備封裝:36-TFBGA 包裝:帶卷 (TR) 輸出數(shù)目和類型:* 采樣率（每秒）:* |
| AD5384BBCZ-5 | 功能描述:IC DAC 14BIT 40CH 5V 100-CSPBGA RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:2,400 系列:- 設(shè)置時(shí)間:- 位數(shù):18 數(shù)據(jù)接口:串行 轉(zhuǎn)換器數(shù)目:3 電壓電源:模擬和數(shù)字 功率耗散（最大）:- 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:36-TFBGA 供應(yīng)商設(shè)備封裝:36-TFBGA 包裝:帶卷 (TR) 輸出數(shù)目和類型:* 采樣率（每秒）:* |
| AD5384BBCZ-5REEL7 | 功能描述:14 Bit Digital to Analog Converter 40 100-CSBGA (10x10) 制造商:analog devices inc. 系列:denseDAC 包裝:帶卷（TR） 零件狀態(tài):有效 位數(shù):14 數(shù)模轉(zhuǎn)換器數(shù):40 建立時(shí)間:8μs 輸出類型:Voltage - Buffered 差分輸出:無 數(shù)據(jù)接口:I2C，SPI，DSP 參考類型:外部， 內(nèi)部 電壓 - 電源，模擬:5V 電壓 - 電源，數(shù)字:2.7 V ~ 5.5 V INL/DNL（LSB）:±4（最大），-1/+2（最大） 架構(gòu):電阻串 DAC 工作溫度:-40°C ~ 85°C 封裝/外殼:100-LFBGA，CSPBGA 供應(yīng)商器件封裝:100-CSBGA（10x10） 標(biāo)準(zhǔn)包裝:400 |
| AD538AD | 功能描述:IC MULT/DIV REALTIME ACU 18-CDIP RoHS:否 類別:集成電路 (IC) >> 線性 - 模擬乘法器，除法器 系列:- 標(biāo)準(zhǔn)包裝:25 系列:HA 功能:模擬乘法器 位元/級數(shù):四象限 封裝/外殼:16-CDIP（0.300"，7.62mm） 供應(yīng)商設(shè)備封裝:16-CDIP 側(cè)面銅焊 包裝:管件 |
| AD538ADZ | 功能描述:IC REALTIME ACU UNIT 18-CDIP RoHS:是 類別:集成電路 (IC) >> 線性 - 模擬乘法器，除法器 系列:- 標(biāo)準(zhǔn)包裝:25 系列:HA 功能:模擬乘法器 位元/級數(shù):四象限 封裝/外殼:16-CDIP（0.300"，7.62mm） 供應(yīng)商設(shè)備封裝:16-CDIP 側(cè)面銅焊 包裝:管件 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。