參數(shù)資料
型號(hào): AD5382BSTZ-5
廠商: Analog Devices Inc
文件頁(yè)數(shù): 24/40頁(yè)
文件大?。?/td> 0K
描述: IC DAC 14BIT 32CH 5V 100-LQFP
產(chǎn)品培訓(xùn)模塊: Data Converter Fundamentals
DAC Architectures
產(chǎn)品變化通告: Redesign Change 28/Oct/2011
設(shè)計(jì)資源: 32 Channels of Programmable Voltage with Excellent Temperature Drift Performance Using AD5382 (CN0011)
AD5382 Channel Monitor Function (CN0012)
標(biāo)準(zhǔn)包裝: 1
設(shè)置時(shí)間: 8µs
位數(shù): 14
數(shù)據(jù)接口: 串行,并聯(lián)
轉(zhuǎn)換器數(shù)目: 32
電壓電源: 單電源
功率耗散(最大): 65mW
工作溫度: -40°C ~ 85°C
安裝類型: 表面貼裝
封裝/外殼: 100-LQFP
供應(yīng)商設(shè)備封裝: 100-LQFP(14x14)
包裝: 托盤(pán)
輸出數(shù)目和類型: 32 電壓,單極
采樣率(每秒): 125k
AD5382
Data Sheet
Rev. C | Page 30 of 40
2-Byte Mode
Following initialization of 2-byte mode, the user can update
channels sequentially. The device address byte is required only
once, and the pointer address pointer is configured for auto-
increment or burst mode.
The user must begin with an address byte (R/W = 0), after
which the DAC acknowledges that it is prepared to receive data
by pulling SDA low. The address byte is followed by a specific
pointer byte (0xFF) that initiates the burst mode of operation.
The address pointer initializes to Channel 0, the data following
the pointer is loaded to Channel 0, and the address pointer
automatically increments to the next address.
The REG0 and REG1 bits in the data byte determine which
register is updated. In this mode, following the initialization,
only the two data bytes are required to update a channel. The
channel address automatically increments from Address 0 to
Channel 31 and then returns to the normal 3-byte mode of
operation. This mode allows transmission of data to all channels
in one block and reduces the software overhead in configuring all
channels. A stop condition at any time exits this mode. Toggle
mode is not supported in 2-byte mode. Figure 32 shows a
typical configuration.
PARALLEL INTERFACE
The SER/PAR pin must be tied low to enable the parallel
interface and disable the serial interfaces. Figure 7 shows the
timing diagram for a parallel write. The parallel interface is
controlled by the following pins.
CS Pin
Active low device select pin.
WR Pin
On the rising edge of WR, with CS low, the addresses on Pins
A4 to A0 are latched; data present on the data bus is loaded into
the selected input registers.
REG0, REG1 Pins
The REG0 and REG1 pins determine the destination register of
the data being written to the AD5382. See Table 10.
Pins A4 to A0
Each of the 40 DAC channels can be addressed individually.
Pins DB13 to DB0
The AD5382 accepts a straight 14-bit parallel word on DB13 to
DB0, where DB13 is the MSB and DB0 is the LSB.
1
0
1
0
1
AD1
AD0
R/W
A7 = 1
A6 = 1
A5 = 1
A4 = 1
A3 = 1
A2 = 1
A1 = 1
A0 = 1
START COND
BY MASTER
ADDRESS BYTE
POINTER BYTE
MOST SIGNIFICANT DATA BYTE
CHANNEL 0 DATA
LEAST SIGNIFICANT DATA BYTE
ACK BY
CONVERTER
MSB
ACK BY
CONVERTER
ACK BY
AD538x
ACK BY
AD538x
MOST SIGNIFICANT DATA BYTE
CHANNEL 1 DATA
LEAST SIGNIFICANT DATA BYTE
ACK BY
CONVERTER
ACK BY
CONVERTER
MOST SIGNIFICANT DATA BYTE
CHANNEL N DATA FOLLOWED BY STOP
LEAST SIGNIFICANT DATA BYTE
ACK BY
CONVERTER
ACK BY
CONVERTER
STOP
COND
BY
MASTER
REG1
REG0
MSB
LSB
MSB
LSB
REG1
REG0
MSB
LSB
MSB
LSB
REG1
REG0
MSB
LSB
MSB
LSB
SCL
SDA
SCL
SDA
SCL
SDA
SCL
SDA
03733-
033
Figure 32. 2-Byte, I2C Write Operation
相關(guān)PDF資料
PDF描述
VE-JTF-MW-S CONVERTER MOD DC/DC 72V 100W
AD7228BQ IC DAC 8BIT OCTAL W/AMP 24-CDIP
AD5532ABCZ-1REEL IC DAC 14BIT 32CH BIPO 74-CSPBGA
AD569KN IC DAC 16BIT MONO NON-LIN 28-DIP
VI-J2Y-MZ-B1 CONVERTER MOD DC/DC 3.3V 16.5W
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD5383BST 制造商:Analog Devices 功能描述:- Bulk
AD5383BST-3 制造商:Rochester Electronics LLC 功能描述:32/40-CHANNEL 3V/5V SINGLE SUPPLY 12/14-BIT VOUT DAC - Bulk 制造商:Analog Devices 功能描述:
AD5383BST-5 制造商:Analog Devices 功能描述:DAC 32-CH Resistor-String 12-bit 100-Pin LQFP 制造商:Rochester Electronics LLC 功能描述:32-CHN 5V SINGLE SUPPLY 12-BIT VOUT I.C. - Bulk
AD5383BST-5-REEL 制造商:Analog Devices 功能描述:DAC 32-CH Resistor-String 12-bit 100-Pin LQFP T/R
AD5383BSTZ-3 功能描述:IC DAC 12BIT 32CHAN 3V 100LQFP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:1 系列:- 設(shè)置時(shí)間:4.5µs 位數(shù):12 數(shù)據(jù)接口:串行,SPI? 轉(zhuǎn)換器數(shù)目:1 電壓電源:單電源 功率耗散(最大):- 工作溫度:-40°C ~ 125°C 安裝類型:表面貼裝 封裝/外殼:8-SOIC(0.154",3.90mm 寬) 供應(yīng)商設(shè)備封裝:8-SOICN 包裝:剪切帶 (CT) 輸出數(shù)目和類型:1 電壓,單極;1 電壓,雙極 采樣率(每秒):* 其它名稱:MCP4921T-E/SNCTMCP4921T-E/SNRCTMCP4921T-E/SNRCT-ND