- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄8555 > AD5382BSTZ-5 (Analog Devices Inc)IC DAC 14BIT 32CH 5V 100-LQFP PDF資料下載
參數(shù)資料
| 型號(hào)： | AD5382BSTZ-5 |
| 廠商： | Analog Devices Inc |
| 文件頁(yè)數(shù)： | 19/40頁(yè) |
| 文件大?。?/td> | 0K |
| 描述： | IC DAC 14BIT 32CH 5V 100-LQFP |
| 產(chǎn)品培訓(xùn)模塊： | Data Converter Fundamentals DAC Architectures |
| 產(chǎn)品變化通告： | Redesign Change 28/Oct/2011 |
| 設(shè)計(jì)資源： | 32 Channels of Programmable Voltage with Excellent Temperature Drift Performance Using AD5382 (CN0011) AD5382 Channel Monitor Function (CN0012) |
| 標(biāo)準(zhǔn)包裝： | 1 |
| 設(shè)置時(shí)間： | 8µs |
| 位數(shù)： | 14 |
| 數(shù)據(jù)接口： | 串行，并聯(lián) |
| 轉(zhuǎn)換器數(shù)目： | 32 |
| 電壓電源： | 單電源 |
| 功率耗散（最大）： | 65mW |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 100-LQFP |
| 供應(yīng)商設(shè)備封裝： | 100-LQFP（14x14） |
| 包裝： | 托盤 |
| 輸出數(shù)目和類型： | 32 電壓，單極 |
| 采樣率（每秒）： | 125k |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)當(dāng)前第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)
AD5382
Data Sheet
Rev. C | Page 26 of 40
AD5382 INTERFACES
The AD5382 contains both parallel and serial interfaces.
Furthermore, the serial interface can be programmed to
be either SPI-, DSP-, MICROWIRE-, or I2C-compatible. The
SER/PAR pin selects parallel and serial interface modes.
In serial mode, the SPI/I2C pin is used to select DSP, SPI,
MICROWIRE, or I2C interface mode.
The device uses an internal FIFO memory to allow high speed
successive writes in parallel interface mode. The user can con-
tinue writing new data to the device while write instructions are
being executed. The BUSY signal indicates the current status of
the device, going low while instructions in the FIFO are being
executed. In parallel mode, up to 128 successive instructions
can be written to the FIFO at maximum speed. When the FIFO
is full, further writes to the device are ignored.
To minimize both the power consumption of the device and
the on-chip digital noise, the active interface powers up fully
when only the device is being written to, that is, on the falling
edge of WR or the falling edge of SYNC.
DSP-, SPI-, MICROWIRE-COMPATIBLE SERIAL
INTERFACES
The serial interface can be operated with a minimum of three
wires in standalone mode or four wires in daisy-chain mode.
Daisy chaining allows many devices to be cascaded together to
increase system channel count. The SER/PAR pin must be tied
high and the SPI/I2C pin (Pin 97) should be tied low to enable
the DSP-, SPI-, MICROWIRE-compatible serial interface. In
serial interface mode, the user does not need to drive the
parallel input data pins. The serial interface’s control pins are as
follows:
SYNC, DIN, SCLK—Standard 3-wire interface pins.
DCEN—Selects standalone mode or daisy-chain mode.
SDO—Data out pin for daisy-chain mode.
Figure 3 and Figure 5 show timing diagrams for a serial write to
the AD5382 in standalone and daisy-chain modes. The 24-bit
data-word format for the serial interface is shown in Table 18.
A/B. When toggle mode is enabled, this pin selects whether the
data write is to the A or B register. With toggle disabled, this bit
should be set to 0 to select the A data register.
R/W is the read or write control bit.
A4–A0 are used to address the input channels.
REG1 and REG0 select the register to which data is written, as
shown in Table 10.
DB13–DB0 contain the input data-word.
X is a don’t care condition.
Standalone Mode
By connecting the DCEN (daisy-chain enable) pin low, stand-
alone mode is enabled. The serial interface works with both a
continuous and a noncontinuous serial clock. The first falling
edge of SYNC starts the write cycle and resets a counter that
counts the number of serial clocks to ensure that the correct
number of bits are shifted into the serial shift register. Any
further edges on SYNC except for a falling edge are ignored
until 24 bits are clocked in. Once 24 bits are shifted in, the
SCLK is ignored. For another serial transfer to take place, the
counter must be reset by the falling edge of SYNC.
Table 18. 32-Channel, 14-Bit DAC Serial Input Register Configuration
MSB
LSB
A/B
R/W
0
A4
A3
A2
A1
A0
REG1
REG0
DB13
DB12
DB11
DB10
DB9
DB8
DB7
DB6
DB5
DB4
DB3
DB2
DB1
DB0
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| VE-JTF-MW-S | CONVERTER MOD DC/DC 72V 100W |
| AD7228BQ | IC DAC 8BIT OCTAL W/AMP 24-CDIP |
| AD5532ABCZ-1REEL | IC DAC 14BIT 32CH BIPO 74-CSPBGA |
| AD569KN | IC DAC 16BIT MONO NON-LIN 28-DIP |
| VI-J2Y-MZ-B1 | CONVERTER MOD DC/DC 3.3V 16.5W |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD5383BST | 制造商:Analog Devices 功能描述:- Bulk |
| AD5383BST-3 | 制造商:Rochester Electronics LLC 功能描述:32/40-CHANNEL 3V/5V SINGLE SUPPLY 12/14-BIT VOUT DAC - Bulk 制造商:Analog Devices 功能描述: |
| AD5383BST-5 | 制造商:Analog Devices 功能描述:DAC 32-CH Resistor-String 12-bit 100-Pin LQFP 制造商:Rochester Electronics LLC 功能描述:32-CHN 5V SINGLE SUPPLY 12-BIT VOUT I.C. - Bulk |
| AD5383BST-5-REEL | 制造商:Analog Devices 功能描述:DAC 32-CH Resistor-String 12-bit 100-Pin LQFP T/R |
| AD5383BSTZ-3 | 功能描述:IC DAC 12BIT 32CHAN 3V 100LQFP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:1 系列:- 設(shè)置時(shí)間:4.5µs 位數(shù):12 數(shù)據(jù)接口:串行，SPI? 轉(zhuǎn)換器數(shù)目:1 電壓電源:單電源 功率耗散（最大）:- 工作溫度:-40°C ~ 125°C 安裝類型:表面貼裝 封裝/外殼:8-SOIC（0.154"，3.90mm 寬） 供應(yīng)商設(shè)備封裝:8-SOICN 包裝:剪切帶 (CT) 輸出數(shù)目和類型:1 電壓，單極；1 電壓，雙極 采樣率（每秒）:* 其它名稱:MCP4921T-E/SNCTMCP4921T-E/SNRCTMCP4921T-E/SNRCT-ND |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。