參數(shù)資料
型號: AD5330BRU
廠商: ANALOG DEVICES INC
元件分類: DAC
英文描述: 2.5 V to 5.5 V, 115 uA, Parallel Interface Single Voltage-Output 8-/10-/12-Bit DACs
中文描述: PARALLEL, 8 BITS INPUT LOADING, 6 us SETTLING TIME, 8-BIT DAC, PDSO20
封裝: PLASTIC, TSSOP-20
文件頁數(shù): 17/20頁
文件大?。?/td> 359K
代理商: AD5330BRU
REV. 0
AD5330/AD5331/AD5340/AD5341
–17–
Bipolar Operation Using the AD5330/AD5331/AD5340/AD5341
The AD5330/AD5331/AD5340/AD5341 have been designed
for single supply operation, but bipolar operation is achievable
using the circuit shown in Figure 36. The circuit shown has been
configured to achieve an output voltage range of –5 V < V
O
<
+5 V. Rail-to-rail operation at the amplifier output is achievable
using an AD820 or OP295 as the output amplifier.
The output voltage for any input code can be calculated as
follows:
V
O
= [(1 +
R
4/
R
3)
×
(
R
2/(
R
1 +
R
2)
×
(2
×
V
REF
×
D
/
2
N
)] –
R
4
×
V
REF
/
R
3
where:
D
is the decimal equivalent of the code loaded to the DAC,
N
is
DAC resolution and
V
REF
is the reference voltage input.
With:
V
REF
= 2.5 V
R1 = R3 = 10 k
R2 = R4 = 20 k
and V
DD
= 5 V.
V
OUT
= (10
×
D/2
N
) – 5
AD5330/AD5331/
AD5340/AD5341
GND
V
DD
= 5V
EXT
REF
V
OUT
AD780/REF192
WITH V
DD
= 5V
OR
AD589 WITH V
DD
= 2.5V
GND
V
IN
V
OUT
V
REF
V
DD
R3
10k
R1
10k
R2
20k
R4
20k
5V
+5V
5V
0.1 F
0.1 F
10 F
Figure 36. Bipolar Operation using the AD5330/AD5331/
AD5340/AD5341
Decoding Multiple AD5330/AD5331/AD5340/AD5341
The
CS
pin on these devices can be used in applications to decode
a number of DACs. In this application, all DACs in the system
receive the same data and
WR
pulses, but only the
CS
to one of
the DACs will be active at any one time, so data will only be
written to the DAC whose
CS
is low. If multiple AD5341s are
being used, a common HBEN line will also be required to
determine if the data is written to the high-byte or low-byte
register of the selected DAC.
The 74HC139 is used as a 2- to 4-line decoder to address any
of the DACs in the system. To prevent timing errors, the enable
input should be brought to its inactive state while the coded
address inputs are changing state. Figure 37 shows a diagram of a
typical setup for decoding multiple devices in a system. Once
data has been written sequentially to all DACs in a system, all the
DACs can be updated simultaneously using a common
LDAC
line. A common
CLR
line can also be used to reset all DAC
outputs to zero.
ENABLE
CODED
ADDRESS
1G
1A
1B
V
DD
V
CC
74HC139
DGND
1Y0
1Y1
1Y2
1Y3
HBEN
WR
LDAC
CLR
DATA
INPUTS
DATA
INPUTS
DATA
INPUTS
DATA
INPUTS
D
*AD5341 ONLY
HBEN*
WR
LDAC
CLR
CS
AD5330/AD5331/
AD5340/AD5341
HBEN*
WR
LDAC
CLR
CS
HBEN*
WR
LDAC
CLR
CS
HBEN*
WR
LDAC
CLR
CS
AD5330/AD5331/
AD5340/AD5341
AD5330/AD5331/
AD5340/AD5341
AD5330/AD5331/
AD5340/AD5341
Figure 37. Decoding Multiple DAC Devices
相關(guān)PDF資料
PDF描述
AD5331 2.5 V to 5.5 V, 115 uA, Parallel Interface Single Voltage-Output 8-/10-/12-Bit DACs
AD5331BRU 2.5 V to 5.5 V, 115 uA, Parallel Interface Single Voltage-Output 8-/10-/12-Bit DACs
AD5335 2.5 V to 5.5 V, 115 uA, Parallel Interface Single Voltage-Output 8-/10-/12-Bit DACs
AD5335BRU 2.5 V to 5.5 V, 500 uA, Parallel Interface Quad Voltage-Output 8-/10-/12-Bit DACs
AD5336 2.5 V to 5.5 V, 115 uA, Parallel Interface Single Voltage-Output 8-/10-/12-Bit DACs
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD5330BRU-REEL 制造商:Analog Devices 功能描述:DAC 1-CH Resistor-String 8-bit 20-Pin TSSOP T/R
AD5330BRU-REEL7 制造商:Analog Devices 功能描述:DAC 1-CH Resistor-String 8-bit 20-Pin TSSOP T/R
AD5330BRUZ 功能描述:IC DAC 8BIT SNGL VOUT 20-TSSOP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:50 系列:- 設(shè)置時間:4µs 位數(shù):12 數(shù)據(jù)接口:串行 轉(zhuǎn)換器數(shù)目:2 電壓電源:單電源 功率耗散(最大):- 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:8-TSSOP,8-MSOP(0.118",3.00mm 寬) 供應(yīng)商設(shè)備封裝:8-uMAX 包裝:管件 輸出數(shù)目和類型:2 電壓,單極 采樣率(每秒):* 產(chǎn)品目錄頁面:1398 (CN2011-ZH PDF)
AD5330BRUZ1 制造商:AD 制造商全稱:Analog Devices 功能描述:2.5 V to 5.5 V, 115 ??A, Parallel Interface Single Voltage-Output 8-/10-/12-Bit DACs
AD5330BRUZ-REEL 功能描述:IC DAC 8BIT SNGL VOUT 20-TSSOP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:- 產(chǎn)品培訓(xùn)模塊:Data Converter Fundamentals DAC Architectures 設(shè)計資源:Unipolar, Precision DC Digital-to-Analog Conversion using AD5450/1/2/3 8-14-Bit DACs (CN0052) Precision, Bipolar, Configuration for AD5450/1/2/3 8-14bit Multiplying DACs (CN0053) AC Signal Processing Using AD5450/1/2/3 Current Output DACs (CN0054) Programmable Gain Element Using AD5450/1/2/3 Current Output DAC Family (CN0055) Single Supply Low Noise LED Current Source Driver Using a Current Output DAC in the Reverse Mode (CN0139) 標(biāo)準(zhǔn)包裝:10,000 系列:- 設(shè)置時間:- 位數(shù):12 數(shù)據(jù)接口:DSP,MICROWIRE?,QSPI?,串行,SPI? 轉(zhuǎn)換器數(shù)目:1 電壓電源:單電源 功率耗散(最大):- 工作溫度:-40°C ~ 125°C 安裝類型:表面貼裝 封裝/外殼:SOT-23-8 薄型,TSOT-23-8 供應(yīng)商設(shè)備封裝:TSOT-23-8 包裝:帶卷 (TR) 輸出數(shù)目和類型:1 電流,單極;1 電流,雙極 采樣率(每秒):2.7M