參數(shù)資料
型號(hào)： AD5330BRU
廠商： ANALOG DEVICES INC
元件分類： DAC
英文描述： 2.5 V to 5.5 V, 115 uA, Parallel Interface Single Voltage-Output 8-/10-/12-Bit DACs
中文描述： PARALLEL, 8 BITS INPUT LOADING, 6 us SETTLING TIME, 8-BIT DAC, PDSO20
封裝： PLASTIC, TSSOP-20
文件頁(yè)數(shù)： 15/20頁(yè)
文件大小： 359K
代理商： AD5330BRU
REV. 0
AD5330/AD5331/AD5340/AD5341
–15–
The low data byte of the AD5341 consists of data bits 0 to 7 at
data inputs DB
0
to DB
7
, while the high byte consists of data
bits 8 to 11 at data inputs DB
0
to DB
3
as shown in Figure 29.
DB
4
to DB
7
are ignored during a high-byte write, but they may
be used for data to set up the reference input as buffered/
unbuffered, and buffer amplifier gain. See Figure 33.
DB8
DB9
X
X
HIGH BYTE
LOW BYTE
X = UNUSED BIT
DB0
DB1
DB2
DB3
DB4
DB5
DB6
DB7
X
X
DB10
DB11
Figure 29. Data Format for AD5341
POWER-ON RESET
The AD5330/AD5331/AD5340/AD5341 are provided with a
power-on reset function, so that they power up in a defined state.
The power-on state is:
Normal Operation
Reference Input Unbuffered
0 – V
REF
Output Range
Output Voltage Set to 0 V
Both input and DAC registers are filled with zeros and remain so
until a valid write sequence is made to the device. This is
particularly useful in applications where it is important to know
the state of the DAC outputs while the device is powering up.
POWER-DOWN MODE
The AD5330/AD5331/AD5340/AD5341 have low power con-
sumption, dissipating only 0.35 mW with a 3 V supply and
0.7 mW with a 5 V supply. Power consumption can be further
reduced when the DAC is not in use by putting it into power-
down mode, which is selected by taking pin
PD
low.
When the
PD
pin is high, the DAC works normally with a
typical power consumption of 140
μ
A at 5 V (115
μ
A at 3 V).
In power-down mode, however, the supply current falls to
200 nA at 5 V (80 nA at 3 V) when the DAC is powered-down.
Not only does the supply current drop, but the output stage is
also internally switched from the output of the amplifier mak-
ing it open-circuit. This has the advantage that the output is
three-state while the part is in power-down mode and pro-
vides a defined input condition for whatever is connected to
the output of the DAC amplifier. The output stage is illus-
trated in Figure 30.
RESISTOR
STRING DAC
POWER-DOWN
CIRCUITRY
AMPLIFIER
V
OUT
Figure 30. Output Stage During Power-Down
The bias generator, the output amplifier, the resistor string,
and all other associated linear circuitry are shut down when
the power-down mode is activated. However, the contents
of the registers are unaffected when in power-down. The time
to exit power-down is typically 2.5
μ
s for V
DD
= 5 V and 5
μ
s
when V
DD
= 3 V. This is the time from a rising edge on the
PD
pin to when the output voltage deviates from its power-
down voltage. See Figure 22.
Table I. AD5330/AD5331/AD5340 Truth Table
CLR
LDAC
CS
WR
Function
1
1
0
1
1
1
1
1
X
1
0
0
1
X
X
0
0
X
X
1
X
0
1
0
1
X
No Data Transfer
No Data Transfer
Clear All Registers
Load Input Register
Load Input Register and DAC Register
Update DAC Register
X = don’t care.
Table II. AD5341 Truth Table
CLR
LDAC
CS
WR
HBEN
Function
1
1
0
1
1
1
1
1
1
1
X
1
1
0
0
0
1
X
X
0
0
0
0
X
X
1
X
0
1
0
1
0
1
0
1
X
X
X
X
0
1
0
1
X
No Data Transfer
No Data Transfer
Clear All Registers
Load Low-Byte Input Register
Load High-Byte Input Register
Load Low-Byte Input Register and DAC Register
Load High-Byte Input Register and DAC Register
Update DAC Register
X = don’t care.
相關(guān)PDF資料
PDF描述
AD5331 2.5 V to 5.5 V, 115 uA, Parallel Interface Single Voltage-Output 8-/10-/12-Bit DACs
AD5331BRU 2.5 V to 5.5 V, 115 uA, Parallel Interface Single Voltage-Output 8-/10-/12-Bit DACs
AD5335 2.5 V to 5.5 V, 115 uA, Parallel Interface Single Voltage-Output 8-/10-/12-Bit DACs
AD5335BRU 2.5 V to 5.5 V, 500 uA, Parallel Interface Quad Voltage-Output 8-/10-/12-Bit DACs
AD5336 2.5 V to 5.5 V, 115 uA, Parallel Interface Single Voltage-Output 8-/10-/12-Bit DACs
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD5330BRU-REEL 制造商:Analog Devices 功能描述:DAC 1-CH Resistor-String 8-bit 20-Pin TSSOP T/R
AD5330BRU-REEL7 制造商:Analog Devices 功能描述:DAC 1-CH Resistor-String 8-bit 20-Pin TSSOP T/R
AD5330BRUZ 功能描述:IC DAC 8BIT SNGL VOUT 20-TSSOP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:50 系列:- 設(shè)置時(shí)間:4µs 位數(shù):12 數(shù)據(jù)接口:串行 轉(zhuǎn)換器數(shù)目:2 電壓電源:單電源 功率耗散（最大）:- 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:8-TSSOP，8-MSOP（0.118"，3.00mm 寬） 供應(yīng)商設(shè)備封裝:8-uMAX 包裝:管件 輸出數(shù)目和類型:2 電壓，單極 采樣率（每秒）:* 產(chǎn)品目錄頁(yè)面:1398 (CN2011-ZH PDF)
AD5330BRUZ1 制造商:AD 制造商全稱:Analog Devices 功能描述:2.5 V to 5.5 V, 115 ??A, Parallel Interface Single Voltage-Output 8-/10-/12-Bit DACs
AD5330BRUZ-REEL 功能描述:IC DAC 8BIT SNGL VOUT 20-TSSOP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:- 產(chǎn)品培訓(xùn)模塊:Data Converter Fundamentals DAC Architectures 設(shè)計(jì)資源:Unipolar, Precision DC Digital-to-Analog Conversion using AD5450/1/2/3 8-14-Bit DACs (CN0052) Precision, Bipolar, Configuration for AD5450/1/2/3 8-14bit Multiplying DACs (CN0053) AC Signal Processing Using AD5450/1/2/3 Current Output DACs (CN0054) Programmable Gain Element Using AD5450/1/2/3 Current Output DAC Family (CN0055) Single Supply Low Noise LED Current Source Driver Using a Current Output DAC in the Reverse Mode (CN0139) 標(biāo)準(zhǔn)包裝:10,000 系列:- 設(shè)置時(shí)間:- 位數(shù):12 數(shù)據(jù)接口:DSP，MICROWIRE?，QSPI?，串行，SPI? 轉(zhuǎn)換器數(shù)目:1 電壓電源:單電源 功率耗散（最大）:- 工作溫度:-40°C ~ 125°C 安裝類型:表面貼裝 封裝/外殼:SOT-23-8 薄型，TSOT-23-8 供應(yīng)商設(shè)備封裝:TSOT-23-8 包裝:帶卷 (TR) 輸出數(shù)目和類型:1 電流，單極；1 電流，雙極 采樣率（每秒）:2.7M
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*