All input control voltages are specified with t
參數(shù)資料
型號: AD5251BRUZ100
廠商: Analog Devices Inc
文件頁數(shù): 26/28頁
文件大?。?/td> 0K
描述: IC POT DGTL DL 100K 64P 14TSSOP
標(biāo)準(zhǔn)包裝: 96
接片: 64
電阻(歐姆): 100k
電路數(shù): 2
溫度系數(shù): 標(biāo)準(zhǔn)值 650 ppm/°C
存儲器類型: 非易失
接口: I²C(設(shè)備位址)
電源電壓: 2.7 V ~ 5.5 V,±2.25 V ~ 2.75 V
工作溫度: -40°C ~ 85°C
安裝類型: 表面貼裝
封裝/外殼: 14-TSSOP(0.173",4.40mm 寬)
供應(yīng)商設(shè)備封裝: 14-TSSOP
包裝: 管件
Data Sheet
AD5251/AD5252
Rev. D | Page 7 of 28
INTERFACE TIMING CHARACTERISTICS
All input control voltages are specified with tR = tF = 2.5 ns (10% to 90% of 3 V) and timed from a voltage level of 1.5 V. Switching
characteristics are measured using both VDD = 3 V and 5 V.
Table 3. Interface Timing and EEMEM Reliability Characteristics (All Parts)1
Parameter
Symbol
Conditions
Min
Typ
Max
Unit
INTERFACE TIMING
SCL Clock Frequency
f
SCL
400
kHz
t
BUF Bus-Free Time Between Stop and Start
t
1
1.3
s
t
HD;STA Hold Time (Repeated Start)
t
2
After this period, the first clock pulse is
generated.
0.6
s
t
LOW Low Period of SCL Clock
t
3
1.3
s
t
HIGH High Period of SCL Clock
t
4
0.6
s
t
SU;STA Set-up Time for Start Condition
t
5
0.6
s
t
HD;DAT Data Hold Time
t
6
0
0.9
s
t
SU;DAT Data Set-up Time
t
7
100
ns
t
F Fall Time of Both SDA and SCL Signals
t
8
300
ns
t
R Rise Time of Both SDA and SCL Signals
t
9
300
ns
t
SU;STO Set-up Time for Stop Condition
t
10
0.6
s
EEMEM Data Storing Time
t
EEMEM_STORE
26
ms
EEMEM Data Restoring Time at Power-On2
t
EEMEM_RESTORE1
V
DD rise time dependent. Measure
without decoupling capacitors at V
DD
and V
SS.
300
s
EEMEM Data Restoring Time upon Restore
Command or Reset Operation2
t
EEMEM_RESTORE2
V
DD = 5 V.
300
s
EEMEM Data Rewritable Time (Delay Time
After Power-On or Reset Before EEMEM
Can Be Written)
t
EEMEM_REWRITE
540
s
FLASH/EE MEMORY RELIABILITY
Endurance3
100
k cycles
Data Retention4
100
Years
1 Guaranteed by design; not subject to production test. See Figure 23 for location of measured values.
2 During power-up, all outputs are preset to midscale before restoring the EEMEM contents. RDAC0 has the shortest EEMEM data restoring time, whereas RDAC3 has the longest.
3 Endurance is qualified to 100,000 cycles per JEDEC Standard 22, Method A117, and measured at 40°C, +25°C, and +105°C; typical endurance at +25°C is 700,000
cycles.
4 Retention lifetime equivalent at junction temperature T
J = 55°C per JEDEC Std. 22, Method A117. Retention lifetime based on an activation energy of 0.6 eV derates
with junction temperature in Flash/EE memory.
相關(guān)PDF資料
PDF描述
VI-BND-MY-F1 CONVERTER MOD DC/DC 85V 50W
VI-J3Y-MZ CONVERTER MOD DC/DC 3.3V 16.5W
VI-BNB-MY-F4 CONVERTER MOD DC/DC 95V 50W
DS1100LZ-60/T&R IC DELAY LINE 5TAP 60NS 8-SOIC
VI-BNB-MY-F3 CONVERTER MOD DC/DC 95V 50W
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD5251BRUZ100-RL7 功能描述:IC POT DGTL DL 100K 64P 14TSSOP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)字電位器 系列:- 標(biāo)準(zhǔn)包裝:3,000 系列:DPP 接片:32 電阻(歐姆):10k 電路數(shù):1 溫度系數(shù):標(biāo)準(zhǔn)值 300 ppm/°C 存儲器類型:非易失 接口:3 線串行(芯片選擇,遞增,增/減) 電源電壓:2.5 V ~ 6 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:8-WFDFN 裸露焊盤 供應(yīng)商設(shè)備封裝:8-TDFN(2x3) 包裝:帶卷 (TR)
AD5251BRUZ50 功能描述:IC POT DGTL DUAL 50K 64P 14TSSOP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)字電位器 系列:- 標(biāo)準(zhǔn)包裝:3,000 系列:DPP 接片:32 電阻(歐姆):10k 電路數(shù):1 溫度系數(shù):標(biāo)準(zhǔn)值 300 ppm/°C 存儲器類型:非易失 接口:3 線串行(芯片選擇,遞增,增/減) 電源電壓:2.5 V ~ 6 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:8-WFDFN 裸露焊盤 供應(yīng)商設(shè)備封裝:8-TDFN(2x3) 包裝:帶卷 (TR)
AD5251EVAL 制造商:Analog Devices 功能描述:EVAL BD FOR AD5251 DGTL POTENTIOMETERS - Bulk
AD5252 制造商:AD 制造商全稱:Analog Devices 功能描述:Dual 64-and 256-Position I2C Nonvolatile Memory Digital Potentiometers
AD5252BRU1 功能描述:IC DIG POT DUAL 256 1K 14-TSSOP RoHS:否 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)字電位器 系列:- 標(biāo)準(zhǔn)包裝:3,000 系列:DPP 接片:32 電阻(歐姆):10k 電路數(shù):1 溫度系數(shù):標(biāo)準(zhǔn)值 300 ppm/°C 存儲器類型:非易失 接口:3 線串行(芯片選擇,遞增,增/減) 電源電壓:2.5 V ~ 6 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:8-WFDFN 裸露焊盤 供應(yīng)商設(shè)備封裝:8-TDFN(2x3) 包裝:帶卷 (TR)