- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄9282 > AD5251BRUZ100 (Analog Devices Inc)IC POT DGTL DL 100K 64P 14TSSOP PDF資料下載
參數(shù)資料
| 型號(hào)： | AD5251BRUZ100 |
| 廠商： | Analog Devices Inc |
| 文件頁(yè)數(shù)： | 10/28頁(yè) |
| 文件大?。?/td> | 0K |
| 描述： | IC POT DGTL DL 100K 64P 14TSSOP |
| 標(biāo)準(zhǔn)包裝： | 96 |
| 接片： | 64 |
| 電阻（歐姆）： | 100k |
| 電路數(shù)： | 2 |
| 溫度系數(shù)： | 標(biāo)準(zhǔn)值 650 ppm/°C |
| 存儲(chǔ)器類型： | 非易失 |
| 接口： | I²C（設(shè)備位址） |
| 電源電壓： | 2.7 V ~ 5.5 V，±2.25 V ~ 2.75 V |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 14-TSSOP（0.173"，4.40mm 寬） |
| 供應(yīng)商設(shè)備封裝： | 14-TSSOP |
| 包裝： | 管件 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)當(dāng)前第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)
AD5251/AD5252
Data Sheet
Rev. D | Page 18 of 28
RDAC/EEMEM Quick Commands
The AD5251/AD5252 feature 12 quick commands that facilitate
easy manipulation of RDAC wiper settings and provide RDAC-
to-EEMEM storing and restoring functions. The command
format is shown in Figure 31, and the command descriptions
are shown in Table 9.
When using a quick command, issuing a third byte is not needed,
but is allowed. The quick commands reset and store RDAC to
EEMEM require acknowledge polling to determine whether the
command has finished executing.
RAB Tolerance Stored in Read-Only Memory
The AD5251/AD5252 feature patented RAB tolerances storage in
the nonvolatile memory. The tolerance of each channel is stored
in the memory during the factory production and can be read
by users at any time. The knowledge of the stored tolerance,
users to predict RAB accurately. This feature is valuable for
precision, rheostat mode, and open-loop applications in which
knowledge of absolute resistance is critical.
The stored tolerances reside in the read-only memory and are
expressed as percentages. Each tolerance is stored in two memory
locations (see Table 10 ). The tolerance data is expressed in sign
magnitude binary format stored in two bytes; an example is
shown in Figure 32. For the first byte in Register N, the MSB
is designated for the sign (0 = + and 1 = –) and the 7 LSB is
designated for the integer portion of the tolerance. For the
second byte in Register N + 1, all eight data bits are designated
for the decimal portion of tolerance. As shown in Table 10
data readback from Address 11000 shows 0001 1100 and
Address 11001 shows 0000 1111, then RDAC0 tolerance can be
calculated as
MSB: 0 = +
Next 7 MSB: 001 1100 = 28
8 LSB: 0000 1111 = 15 × 2–8 = 0.06
Tolerance = 28.06% and, therefore,
RAB_ACTUAL = 12.806 k
EEMEM Write-Acknowledge Polling
After each write operation to the EEMEM registers, an
internal write cycle begins. The I2C interface of the device is
disabled. To determine if the internal write cycle is complete
and the I2C interface is enabled, interface polling can be
executed. I2C interface polling can be conducted by sending a
start condition, followed by the slave address and the write bit.
If the I2C interface responds with an ACK, the write cycle is
complete and the interface is ready to proceed with further
operations. Other-wise, I2C interface polling can be repeated
until it succeeds. Command 2 and Command 7 also require
acknowledge polling.
EEMEM Write Protection
Setting the WP pin to logic low after EEMEM programming
protects the memory and RDAC registers from future write
operations. In this mode, the EEMEM and RDAC read
operations function as normal.
Table 9. RDAC-to-EEMEM Interface and RDAC Operation Quick Command Bits (CMD/REG = 1, A2 = 0)
C3
C2
C1
C0
Command Description
0
NOP
0
1
Restore EEMEM (A1, A0) to RDAC (A1, A0)1
0
1
0
Store RDAC (A1, A0) to EEMEM (A1, A0)
0
1
Decrement RDAC (A1, A0) 6 dB
0
1
0
Decrement all RDACs 6 dB
0
1
0
1
Decrement RDAC (A1, A0) one step
0
1
0
Decrement all RDACs one step
0
1
Reset: restore EEMEMs to all RDACs
1
0
Increment RDACs (A1, A0) 6 dB
1
0
1
Increment all RDACs 6 dB
1
0
1
0
Increment RDACs (A1, A0) one step
1
0
1
Increment all RDACs one step
1
0
Reserved
:
1
Reserved
1 This command leaves the device in the EEMEM read power state, which consumes power. Issue the NOP command to return the device to its idle state.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| VI-BND-MY-F1 | CONVERTER MOD DC/DC 85V 50W |
| VI-J3Y-MZ | CONVERTER MOD DC/DC 3.3V 16.5W |
| VI-BNB-MY-F4 | CONVERTER MOD DC/DC 95V 50W |
| DS1100LZ-60/T&R | IC DELAY LINE 5TAP 60NS 8-SOIC |
| VI-BNB-MY-F3 | CONVERTER MOD DC/DC 95V 50W |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD5251BRUZ100-RL7 | 功能描述:IC POT DGTL DL 100K 64P 14TSSOP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)字電位器 系列:- 標(biāo)準(zhǔn)包裝:3,000 系列:DPP 接片:32 電阻（歐姆）:10k 電路數(shù):1 溫度系數(shù):標(biāo)準(zhǔn)值 300 ppm/°C 存儲(chǔ)器類型:非易失 接口:3 線串行（芯片選擇，遞增，增/減） 電源電壓:2.5 V ~ 6 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:8-WFDFN 裸露焊盤 供應(yīng)商設(shè)備封裝:8-TDFN（2x3） 包裝:帶卷 (TR) |
| AD5251BRUZ50 | 功能描述:IC POT DGTL DUAL 50K 64P 14TSSOP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)字電位器 系列:- 標(biāo)準(zhǔn)包裝:3,000 系列:DPP 接片:32 電阻（歐姆）:10k 電路數(shù):1 溫度系數(shù):標(biāo)準(zhǔn)值 300 ppm/°C 存儲(chǔ)器類型:非易失 接口:3 線串行（芯片選擇，遞增，增/減） 電源電壓:2.5 V ~ 6 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:8-WFDFN 裸露焊盤 供應(yīng)商設(shè)備封裝:8-TDFN（2x3） 包裝:帶卷 (TR) |
| AD5251EVAL | 制造商:Analog Devices 功能描述:EVAL BD FOR AD5251 DGTL POTENTIOMETERS - Bulk |
| AD5252 | 制造商:AD 制造商全稱:Analog Devices 功能描述:Dual 64-and 256-Position I2C Nonvolatile Memory Digital Potentiometers |
| AD5252BRU1 | 功能描述:IC DIG POT DUAL 256 1K 14-TSSOP RoHS:否 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)字電位器 系列:- 標(biāo)準(zhǔn)包裝:3,000 系列:DPP 接片:32 電阻（歐姆）:10k 電路數(shù):1 溫度系數(shù):標(biāo)準(zhǔn)值 300 ppm/°C 存儲(chǔ)器類型:非易失 接口:3 線串行（芯片選擇，遞增，增/減） 電源電壓:2.5 V ~ 6 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:8-WFDFN 裸露焊盤 供應(yīng)商設(shè)備封裝:8-TDFN（2x3） 包裝:帶卷 (TR) |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。