- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄9286 > AD5232BRUZ50-REEL7 (Analog Devices Inc)IC POT DGTL DUAL 256POS 16TSSOP PDF資料下載
參數(shù)資料
| 型號： | AD5232BRUZ50-REEL7 |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 20/24頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC POT DGTL DUAL 256POS 16TSSOP |
| 標準包裝： | 1,000 |
| 接片： | 256 |
| 電阻（歐姆）： | 50k |
| 電路數(shù)： | 2 |
| 溫度系數(shù)： | 標準值 600 ppm/°C |
| 存儲器類型： | 非易失 |
| 接口： | 4 線 SPI（芯片選擇） |
| 電源電壓： | 2.7 V ~ 5.5 V，±2.25 V ~ 2.75 V |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 16-TSSOP（0.173"，4.40mm 寬） |
| 供應商設備封裝： | 16-TSSOP |
| 包裝： | 帶卷 (TR) |
| 配用： | EVAL-AD5232-10EBZ-ND - BOARD EVALUATION FOR AD5232-10 |
Data Sheet
AD5232
Rev. C | Page 5 of 24
INTERFACE TIMING CHARACTERISTICS
All input control voltages are specified with tR = tF = 2.5 ns (10% to 90% of 3 V) and are timed from a voltage level of 1.5 V. Switching
characteristics are measured using both VDD = 3 V and VDD = 5 V.
Table 2.
Parameter1, 2
Symbol
Conditions
Min
Typ3
Max
Unit
Clock Cycle Time (tCYC)
t1
20
ns
CS Setup Time
t2
10
ns
CLK Shutdown Time to CS Rise
t3
1
tCYC
Input Clock Pulse Width
t4, t5
Clock level high or low
10
ns
Data Setup Time
t6
From positive CLK transition
5
ns
Data Hold Time
t7
From positive CLK transition
5
ns
CS to SDO-SPI Line Acquire
t8
40
ns
CS to SDO-SPI Line Release
t9
50
ns
CLK to SDO Propagation Delay4
t10
RP = 2.2 k, CL < 20 pF
50
ns
CLK to SDO Data Hold Time
t11
RP = 2.2 k, CL < 20 pF
0
ns
CS High Pulse Width5
t12
10
ns
CS High to CS High5
t13
4
tCYC
RDY Rise to CS Fall
t14
0
ns
CS Rise to RDY Fall Time
t15
0.15
0.3
ms
Store/Read EEMEM Time6
t16
Applies to Command Instruction 2, Command
Instruction 3, and Command Instruction 9
25
ms
CS Rise to Clock Rise/Fall Setup
t17
10
ns
Preset Pulse Width (Asynchronous)
tPRW
Not shown in timing diagram
50
ns
Preset Response Time to RDY High
tPRESP
PR pulsed low to refresh wiper positions
70
s
1
Guaranteed by design; not subject to production test.
2
See the Timing Diagrams section for the location of measured values.
3
Typicals represent average readings at 25°C and VDD = 5 V.
4
Propagation delay depends on the value of VDD, RPULL-UP, and CL.
5
Valid for commands that do not activate the RDY pin.
6
RDY pin low only for Command Instruction 2, Command Instruction 3, Command Instruction 8, Command Instruction 9, Command Instruction 10, and the PR hardware pulse:
CMD_8 ~ 1 ms, CMD_9 = CMD_10 ~ 0.12 ms, and CMD_2 = CMD_3 ~ 20 ms. Device operation at TA = 40°C and VDD < 3 V extends the save time to 35 ms.
相關PDF資料 |
PDF描述 |
|---|---|
| DS1100U-150/T&R | IC DELAY LINE 5TAP 150NS 8-USOP |
| VI-25K-MX-B1 | CONVERTER MOD DC/DC 40V 75W |
| VE-J2N-MZ | CONVERTER MOD DC/DC 18.5V 25W |
| VI-25K-MW | CONVERTER MOD DC/DC 40V 100W |
| VE-J2M-MZ | CONVERTER MOD DC/DC 10V 25W |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| AD5232EVAL10 | 制造商:Analog Devices 功能描述:Evaluation Board For Dual Non-Volatile Memory Digital Potentiometer 制造商:Analog Devices 功能描述:DUAL 8BITEEMEM EVAL BOARD - Bulk |
| AD5232EVAL100 | 制造商:Analog Devices 功能描述:DUAL 8BITEEMEM EVAL BOARD - Bulk |
| AD5232EVAL50 | 制造商:Analog Devices 功能描述:DUAL 8BITEEMEM EVAL BOARD - Bulk |
| AD5233 | 制造商:AD 制造商全稱:Analog Devices 功能描述:Nonvolatile Memory Digital Potentiometers |
| AD5233BRU10 | 制造商:Analog Devices 功能描述:Digital Potentiometer 64POS 10KOhm Quad 24-Pin TSSOP 制造商:Rochester Electronics LLC 功能描述:QUAD 6BIT EEMEM DIG POT - Bulk 制造商:Analog Devices 功能描述:SEMICONDUCTOR ((NW)) |
發(fā)布緊急采購，3分鐘左右您將得到回復。