參數(shù)資料
型號: AD5066BRUZ-1
廠商: ANALOG DEVICES INC
元件分類: DAC
英文描述: Fully Accurate 16-Bit UnBuffered VOUT DAC SPI Interface 2.7 V to 5.5 V in a TSSOP
中文描述: QUAD, SERIAL INPUT LOADING, 14 us SETTLING TIME, 16-BIT DAC, PDSO16
封裝: LEAD FREE, MO-153AB, TSSOP-16
文件頁數(shù): 9/20頁
文件大?。?/td> 309K
代理商: AD5066BRUZ-1
Preliminary Technical Data
AD5066
PIN CONFIGURATION AND FUNCTION DESCRIPTIONS
Rev. PrB | Page 9 of 20
Figure 4. 16-Lead TSSOP (RU-16)
Table 6. Pin Function Descriptions
Pin No.
Mnemonic
1
LDAC
2
SYNC
Description
Pulsing this pin low allows any or all DAC registers to be updated if the input registers have new data. This
allows all DAC outputs to simultaneously update. Alternatively, this pin can be tied permanently low.
Active Low Control Input. This is the frame synchronization signal for the input data. When SYNC goes
low, it powers on the SCLK and DIN buffers and enables the input shift register. Data is transferred in on
the falling edges of the next 32 clocks. If SYNC is taken high before the 32nd falling edge, the rising edge
of SYNC acts as an interrupt and the write sequence is ignored by the device.
Power Supply Input. These parts can be operated from 2.7 V to 5.5 V, and the supply should be decoupled
with a 10 μF capacitor in parallel with a 0.1 μF capacitor to GND.
Dac B reference input .This is the reference voltage input pin for Dac B.
Dac A reference input .This is the reference voltage input pin for Dac A.
Unbuffered analog output voltage from DAC A.
Unbuffered analog output voltage from DAC C.
Power-on Reset Pin. Tying this pin to GND powers up the part to 0 V. Tying this pin to V
DD
powers up
the part to midscale.
Dac B reference input .This is the reference voltage input pin for Dac C.
Asynchronous Clear Input. The CLR input is falling edge sensitive. When CLR is low, all LDAC pulses are
ignored. When CLR is activated, the input register and the DAC register are updated with the data
contained in the CLR code register—zero, midscale, or full scale. Default setting clears the output to 0 V.
Dac A reference input .This is the reference voltage input pin for Dac D.
Unbuffered analog output voltage from DAC D.
Unbuffered analog output voltage from DAC B.
Ground Reference Point for All Circuitry on the Part.
Serial Data Input. This device has a 32-bit shift register. Data is clocked into the register on the falling
edge of the serial clock input.
Serial Clock Input. Data is clocked into the input shift register on the falling edge of the serial clock input.
Data can be transferred at rates of up to 50 MHz.
3
V
DD
4
5
6
7
8
V
REF
B
V
REF
A
V
OUT
A
V
OUT
C
POR
9
10
V
REF
C
CLR
11
12
13
14
15
V
REF
D
V
OUT
D
V
OUT
B
GND
DIN
16
SCLK
相關(guān)PDF資料
PDF描述
AD5066BRUZ-1REEL7 Fully Accurate 16-Bit UnBuffered VOUT DAC SPI Interface 2.7 V to 5.5 V in a TSSOP
AD515A Monolithic Precision, Low Power FET-Input Electrometer Op Amp(低功耗FET輸入運放)
AD5203 4-Channel, 64-Position Digital Potentiometer(4通道數(shù)字電位器)
AD521J Integrated Circuit Precision Instrumentation Amplifier
AD521 Integrated Circuit Precison Instrumentation AMP(精密測量放大器)
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD5066BRUZ-1REEL7 制造商:AD 制造商全稱:Analog Devices 功能描述:Fully Accurate 16-Bit UnBuffered VOUT DAC SPI Interface 2.7 V to 5.5 V in a TSSOP
AD5066BRUZ-REEL7 功能描述:IC DAC 16BIT 2.7-5.5V QD 16TSSOP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:nanoDAC™ 產(chǎn)品培訓(xùn)模塊:Data Converter Fundamentals DAC Architectures 標(biāo)準(zhǔn)包裝:750 系列:- 設(shè)置時間:7µs 位數(shù):16 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:1 電壓電源:雙 ± 功率耗散(最大):100mW 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:28-LCC(J 形引線) 供應(yīng)商設(shè)備封裝:28-PLCC(11.51x11.51) 包裝:帶卷 (TR) 輸出數(shù)目和類型:1 電壓,單極;1 電壓,雙極 采樣率(每秒):143k
AD506ATE/883B 制造商:Analog 功能描述:Analog Multiplexer 28 PIN CLCC
AD506ATE883B 制造商:Analog 功能描述:Analog Multiplexer 28 PIN CLCC
AD506JH 制造商:Rochester Electronics LLC 功能描述:- Bulk