參數(shù)資料
型號: AD420
廠商: Analog Devices, Inc.
英文描述: Serial Input 16-Bit 4 mA-20 mA, 0 mA-20 mA DAC
中文描述: 串行輸入16位四毫安- 20毫安,○毫安- 20毫安援
文件頁數(shù): 8/11頁
文件大?。?/td> 144K
代理商: AD420
REV. F
–8–
AD420
THREE-WIRE INTERFACE
Figure 8 shows the AD420 connected in the three-wire interface
mode. The AD420 data input block contains a serial input shift
register and a parallel latch. The contents of the shift register are
controlled by the DATA IN signal and the rising edges of the
CLOCK. Upon request of the LATCH pin the DAC and inter-
nal latch are updated from the shift register parallel outputs.
The CLOCK should remain inactive while the DAC is updated.
Refer to the timing requirements for three-wire interface.
R
LOAD
FAULT
DETECT
V
CC
LATCH
CLOCK
DATA
IN
GND
DATA
OUT
I
OUT
AD420
DAC1
V
CC
LATCH
V
LL
V
CC
FAULT
DETECT
CLOCK
DATA
IN
GND
DATA
OUT
AD420
DAC2
I
OUT
10k
V
FAULT DETECT
V
CC
R
LOAD
LATCH
CLOCK
DATA IN
Figure 8. Three-Wire Interface Using Multiple DACs with
Joint Fault Detect
USING MULTIPLE DACS WITH FAULT DETECT
The three-wire interface mode can utilize the serial DATA
OUT for easy interface to multiple DACs. To program the two
AD420s in Figure 8, 32 data bits are required. The first 16 bits
are clocked into the input shift register of DAC1. The next 16
bits transmitted pass the first 16 bits from the DATA OUT pin
of DAC1 to the input register of DAC2. The input shift regis-
ters of the two DACs operate as a single 32-bit shift register,
with the leading 16 bits representing information for DAC2 and
the trailing 16 bits serving for DAC1. Each DAC is then up-
dated upon request of the LATCH pin. The daisy-chain can be
extended to as many DACs as required.
ASYNCHRONOUS INTERFACE USING OPTOCOUPLERS
The AD420 connected in ASYNCHRONOUS INTERFACE
mode with optocouplers is shown in Figure 9. Asynchronous
operation minimizes the number of control signals required for
isolation of the digital system from the control loop. The resistor
connected between the LATCH pin and V
CC
is required to
activate this mode. For operation with V
CC
below 18 V use a
50 k
pull-up resistor, from 18 V–32 V use 100 k
. Asynchro-
nous mode requires that the clock run at 16 times the data bit
rate, therefore to operate at the maximum input data rate of
150 kBPS an input clock of 2.4 MHz is required. The actual
data rate achieved may be limited by the type of optocouplers
chosen. The number of control signals can further be reduced
by creating the appropriate clock signal on the current loop side
of the isolation barrier. If optocouplers with relatively slow rise
and fall times are used, Schmitt triggers may be required on the
digital inputs to prevent erroneous data being presented to the
DAC.
V
CC
GND
LATCH
CLOCK
DATA IN
V
LL
CLOCK
+5V
DATA
ISOLATION
GALVANIC
BARRIER
+24V
11
2
8
23
7
9
100k
V
AD420
Figure 9. Asynchronous Interface Using Optocouplers
相關(guān)PDF資料
PDF描述
AD420AN-32 Serial Input 16-Bit 4 mA-20 mA, 0 mA-20 mA DAC
AD4360-8 Integrated Synthesizer and VCO
AD45048ARZ-REEL Rail-to-Rail Upstream ADSL Line Driver
AD45048ARZ-REEL7 Rail-to-Rail Upstream ADSL Line Driver
AD45048AR-REEL Rail-to-Rail Upstream ADSL Line Driver
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD420_11 制造商:AD 制造商全稱:Analog Devices 功能描述:Serial Input 16-Bit 4 mAa??20 mA, 0 mAa??20 mA DAC
AD42000 制造商:Analog Devices 功能描述:
AD420-00E 功能描述:SENSOR MAG SW 28G STANDRD 8-MSOP 制造商:nve corp/sensor products 系列:AD 包裝:管件 零件狀態(tài):有效 功能:全極開關(guān) 技術(shù):霍爾效應(yīng) 極化:任意一種 感應(yīng)范圍:±3.4mT 跳閘,±1.4mT 釋放 測試條件:-40°C ~ 125°C 電壓 - 電源:4.5 V ~ 30 V 電流 - 電源(最大值):4.5mA 電流 - 輸出(最大值):20mA 輸出類型:開路集電極 特性:- 工作溫度:-40°C ~ 125°C(TA) 封裝/外殼:8-TSSOP,8-MSOP(0.118",3.00mm 寬) 供應(yīng)商器件封裝:8-MSOP 標(biāo)準(zhǔn)包裝:1,000
AD420-02E 功能描述:SENSOR MAG SW 28G STANDARD 8SOIC 制造商:nve corp/sensor products 系列:AD 包裝:管件 零件狀態(tài):有效 功能:全極開關(guān) 技術(shù):霍爾效應(yīng) 極化:任意一種 感應(yīng)范圍:±3.4mT 跳閘,±1.4mT 釋放 測試條件:-40°C ~ 125°C 電壓 - 電源:4.5 V ~ 30 V 電流 - 電源(最大值):4.5mA 電流 - 輸出(最大值):20mA 輸出類型:開路集電極 特性:- 工作溫度:-40°C ~ 125°C(TA) 封裝/外殼:8-SOIC(0.154",3.90mm 寬) 供應(yīng)商器件封裝:8-SOIC 標(biāo)準(zhǔn)包裝:1,000
AD42003 制造商:Analog Devices 功能描述: