- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄373867 > AD2S93AP (ANALOG DEVICES INC) Aluminum Electrolytic Capacitor; Capacitor Type:Industrial Grade; Voltage Rating:350VDC; Capacitor Dielectric Material:Aluminum Electrolytic; Operating Temperature Range:-40 C to +85 C; Capacitance:160uF RoHS Compliant: Yes PDF資料下載
參數(shù)資料
| 型號： | AD2S93AP |
| 廠商： | ANALOG DEVICES INC |
| 元件分類： | 位置變換器 |
| 英文描述： | Aluminum Electrolytic Capacitor; Capacitor Type:Industrial Grade; Voltage Rating:350VDC; Capacitor Dielectric Material:Aluminum Electrolytic; Operating Temperature Range:-40 C to +85 C; Capacitance:160uF RoHS Compliant: Yes |
| 中文描述： | LVDT OR RVDT TO DIGITAL CONVERTER, PQCC28 |
| 封裝： | PLASTIC, LCC-28 |
| 文件頁數(shù)： | 7/12頁 |
| 文件大?。?/td> | 349K |
| 代理商： | AD2S93AP |
–7–
REV. A
AD2S93
Calculation of the component values for the bandwidth is de-
tailed below. For more detailed information on component
value selection for the AD2S93, please consult the “Passive
Component Selection and Dynamic Modeling Software for the
AD2S93 LVDT-to-Digital Converter.”
VCO Gain G (1) Mode 1
The available bandwidth with this option is from 0.5 kHz to
1.25 kHz.
F
REF
> 8
×
Fo
C
1 = 1/(800
×
Fo
2
)
C
2 = 8
×
C
1
R
2 = 45
×
Fo
Where F
REF
is the reference frequency, Fo is the closed-loop
3 dB point.
VCO Gain G (2) Mode 2
The available bandwidth with this option is from 45 Hz
to 500 Hz.
F
REF
> 8
×
Fo
C
1 = 1/(2400
×
Fo
2
)
C
2 = 8
C
1
R
2 = 45
×
Fo
Where F
REF
is the reference frequency, Fo is the closed-loop
3 dB point.
INTERFACING TO THE AD2S93 (SEE “TIMING
CHARACTERISTICS”)
The absolute position information is extracted via a three-wire
interface, DATA,
CS
and SCLK. The DATA output is held in
a high impedance state when
CS
is high.
Upon the application of logic low to the
CS
pin, the DATA is
enabled and the current position information is transferred from
the counters to the serial interface. Data is retrieved by applying
an external clock to the SCLK pin. The maximum data rate of
the SCLK is 2 MHz. To ensure secure data retrieval, it is
important to note that SCLK should not be applied until a
minimum period of 600 ns after the application of logic low to
CS
. Data is then clocked out on successive positive edges of
SCLK: 16 clock edges are required to extract the entire data
word. Subsequent positive edges greater than the defined reso-
lution of the converter will clock zeros from the data output if
CS
remains in a low state. The format of the data read is shown
in Table I.
Table I.
DB0
DB1
DB2
DB3
DATA DB4–D15
MSB LSB
Function
LOS
OVR
UNR
SIGN
MAGNITUDE
If less than the full 16-bit word is required, then the data read
can be terminated by releasing
CS
after the required number of
bits have been read.
CS
can be released a minimum of 100 ns after the last positive
edge. If the user is reading data continuously,
CS
can be reap-
plied after a minimum of 600 ns after it is released. The mini-
mum repetitive read time of the same converter is given by (16
bits read @ 2 MHz). Min RD Time = [600 + (16
×
500) +
600] = 9.2
μ
s.
IN-BUILT DIAGNOSTICS
The first three bits read from the serial interface preceding the
sign and magnitude data can be used to determine whether the
data is valid or not. Over and underrange (OVR, UNR) denote
the two extremes of the LVDT stroke where linearity of the
LVDT may degrade. Loss of signal LOS is an open drain out-
put which pulls high (12 k
pull up) when one of the following
conditions is satisfied:
1. A and/or B is disconnected.
2. REF is disconnected.
Note: LOS has a response time of 50 ms max to the conditions
stated above, see “Specifications.”
CONNECTING THE CONVERTER
Positive power supply V
DD
= +5 V dc
±
5% should be con-
nected to Pin 17 and negative power supply V
SS
= –5 V dc
±
5%
to Pin 16.
Reversal of these power supplies will destroy this device
.
For LVDT connections to the converter please refer to Figures
5 through 7. On all connections, the maximum input reference
signal V
REF
= 2.0 V rms
±
10%. To operate within the standard
operating range, A–B should not exceed 1.0 V rms
±
10%. The
AD2S93 AGND point is the point at which all analog signal
grounds should be connected. Ground returns from the LVDT
should be connected to AGND. The AD2S93 DGND pin
should be connected to the AD2S93 AGND pin. Ancillary Digi-
tal circuitry must be connected to the Star Point and not to the
AD2S93 AGND pin.
In all cases, the AD2S93 has been configured with the following
dynamics.
Reference Frequency
3
dB Bandwidth
Vco Gain is set in MODE 1 where VCO GAIN is connected to
VEL.
Using the procedure described in “setting the converter band-
width” the following preferred values (E12 series) were calcu-
lated:
C
1 = 3.3
nF
C
2 = 27
nF
R
2 = 27
k
5
kHz
625
Hz
CALCULATING HF FILTER (C3, C4, R5, R6)
15 k
≤
R5 = R6
≤
56 k
C
3
= C
4
=
1
2
π
R
5
F
REF
So, C3 = 1 nF, R5 = R6 = 33 k
, C4 = 1 nF and in all cases
R7 = 15 k
.
Half-Bridge Type LVDT Connection
In this method of connection, it is necessary to add two addi-
tional bridge completion resistors R
C
and R
C,
in order to derive
a reference for the AD2S93. In selecting the bridge completion
resistor, it is important to remember that mismatch between R
C1
and R
C2
will cause nonzero errors at null. If two LVDTs are be-
ing used for differential measurements, the resistors can be re-
placed by the second LVDT.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AD2S93BP | Aluminum Electrolytic Capacitor; Capacitor Type:Industrial Grade; Voltage Rating:150VDC; Capacitor Dielectric Material:Aluminum Electrolytic; Operating Temperature Range:-40 C to +85 C; Capacitance:16uF RoHS Compliant: Yes |
| AD2S99 | Aluminum Electrolytic Capacitor; Capacitor Type:Industrial Grade; Voltage Rating:250VDC; Capacitor Dielectric Material:Aluminum Electrolytic; Operating Temperature Range:-40 C to +85 C; Capacitance:16uF RoHS Compliant: Yes |
| AD2S99AP | Programmable Oscillator |
| AD2S99BP | Programmable Oscillator |
| AD3554 | FAST-SETTLING, WIDEBAND, FET-INPUT OP AMP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD2S93BP | 制造商:AD 制造商全稱:Analog Devices 功能描述:Low Cost LVDT-to-Digital Converter |
| AD2S99 | 制造商:AD 制造商全稱:Analog Devices 功能描述:Programmable Oscillator |
| AD2S99AP | 功能描述:IC OSC SINUSOIDAL 20KHZ 20-PLCC RoHS:否 類別:集成電路 (IC) >> 時鐘/計時 - 可編程計時器和振蕩器 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:45 系列:- 類型:溫度 - 補(bǔ)償晶體振蕩器（TCXO） 計數(shù):- 頻率:25MHz 電源電壓:3.135 V ~ 3.465 V 電流 - 電源:1.5mA 工作溫度:-40°C ~ 85°C 封裝/外殼:16-SOIC（0.295"，7.50mm 寬） 包裝:管件 供應(yīng)商設(shè)備封裝:16-SOIC W 安裝類型:表面貼裝 |
| AD2S99APZ | 功能描述:IC OSC SINUSOIDAL 20KHZ 20-PLCC RoHS:是 類別:集成電路 (IC) >> 時鐘/計時 - 可編程計時器和振蕩器 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:45 系列:- 類型:溫度 - 補(bǔ)償晶體振蕩器（TCXO） 計數(shù):- 頻率:25MHz 電源電壓:3.135 V ~ 3.465 V 電流 - 電源:1.5mA 工作溫度:-40°C ~ 85°C 封裝/外殼:16-SOIC（0.295"，7.50mm 寬） 包裝:管件 供應(yīng)商設(shè)備封裝:16-SOIC W 安裝類型:表面貼裝 |
| AD2S99APZ | 制造商:Analog Devices 功能描述:Phase Lock Loop (PLL) IC |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。