- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄373862 > AD1888JST-REEL (ANALOG DEVICES INC) CONNECTOR PDF資料下載
參數(shù)資料
| 型號： | AD1888JST-REEL |
| 廠商： | ANALOG DEVICES INC |
| 元件分類： | 消費(fèi)家電 |
| 英文描述： | CONNECTOR |
| 中文描述： | SPECIALTY CONSUMER CIRCUIT, PQFP48 |
| 封裝： | MS-026BBC, LQFP-48 |
| 文件頁數(shù)： | 11/32頁 |
| 文件大?。?/td> | 312K |
| 代理商： | AD1888JST-REEL |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁當(dāng)前第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁
REV. 0
AD1888
–11–
Table I. Volume Settings for Master and Headphone
Control Bits
Reg. 76h
Master Volume (02h) and Headphone Volume (04h)
Left Channel Volume D[13:8]
D15 WRITE
READBACK Function
Right Channel Volume D[5:0]
WRITE
READBACK
MSPLT
*
D7
*
Function
0
0
00 0000
00 0000
0 dB Gain
x
00 0000
00 0000
0 dB Gain
0
0
00 1111
00 1111
–22.5 dB Gain
x
00 1111
00 1111
–22.5 dB Gain
0
0
01 1111
01 1111
–46.5 dB Gain
x
01 1111
01 1111
–46.5 dB Gain
0
0
1x xxxx
01 1111
–46.5 dB Gain
x
1x xxxx
01 1111
–46.5 dB Gain
0
1
xx xxxx
xx xxxx
– dB Gain, Muted
x
xx xxxx
xx xxxx
– dB Gain, Muted
1
0
1x xxxx
01 1111
–46.5 dB Gain
1
xx xxxx
xx xxxx
– dB Gain, only
Right Muted
1
1
xx xxxx
xx xxxx
– dB Gain, Left only Muted
0
xx xxxx
xx xxxx
–46.5 dB Gain
1
1
xx xxxx
xx xxxx
– dB Gain, Left Muted
1
xx xxxx
xx xxxx
– dB Gain, Right
Muted
*
For AC ’97 compatibility, Bit D7 is available only by setting the MSPLT bit, Register 76h. The MSPLT bit enables separate mute bits for the left and right
channels. If MSPLT is not set, Bit D7 has no effect.
x in the above table is “don’t care.”
Mono Volume Register (Index 06h)
Reg
No.
Name
D15
D14
D13
D12
D11
D10
D9
D8
D7
D6
D5
*
D4
D3
D2
D1
D0
Default
06h
Mono Volume
MVM
X
X
X
X
X
X
X
X
X
MV5
MV4
MV3
MV2
MV1
MV0
8000h
*
Refer to Table II for examples. This register controls the Mono output volume and mute bit. The volume register contains five bits, generating 32 volume levels with
31 steps of 1.5 dB each. Because AC ’97 defines 6-bit volume registers, to maintain compatibility, whenever the D5 bit is set to 1, their respective lower five volume
bits are automatically set to 1 by the codec logic. On readback, all lower five bits will read 1s whenever this bit is set to 1. All registers not shown and bits containing
an X are assumed to be reserved.
MV[5:0]
Mono Volume Control. The least significant bit represents 1.5 dB. This register controls the output from 0 dB to a
maximum attenuation of 46.5 dB.
MVM
Mono Volume Mute. When this bit is set to 1, the channel is muted.
Table II. Volume Settings for Mono
Control Bits D[4:0] for Mono (06h)
WRITE
D15
READBACK
Function
0
0
0
1
0 0000
0 1111
1 1111
x xxxx
0 0000
0 1111
1 1111
x xxxx
0 dB Gain
–22.5 dB Gain
–46.5 dB Gain
–
dB Gain, Muted
x in the above table is a wild card and has no effect on the value.
Headphones Volume Register (Index 04h)
Reg
No.
Name
D15
D14 D13 D12
D11
D10
D9 D8
D7
D6 D5
D4
D3
D2
D1 D0 Default
04h
Headphones
Volume
HPM
X LHV5 LHV4
LHV3
LHV2
LHV1
LHV0 HPRM
*
X RHV5 RHV4 RHV3 RHV2
RHV1 RHV0 8000h
*
For AC ’97 compatibility, Bit D7 is available only by setting the MSPLT bit, Register 76h. The MSPLT bit enables separate mute bits for the left and right
channels. If MSPLT is not set, Bit D7 has no effect.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AD1888JSTZ | CONNECTOR COAXIAL BNC |
| AD1888JSTZ-REEL | CONNECTOR COAXIAL BNC |
| AD1890JN | SamplePort Stereo Asynchronous Sample Rate Converters |
| AD1891JN | SamplePort Stereo Asynchronous Sample Rate Converters |
| AD1891JP | SamplePort Stereo Asynchronous Sample Rate Converters |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD1888JSTZ | 制造商:AD 制造商全稱:Analog Devices 功能描述:AC 97 SoundMAX Codec |
| AD1888JSTZ-REEL | 制造商:AD 制造商全稱:Analog Devices 功能描述:AC 97 SoundMAX Codec |
| AD1889JS | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| AD1890 | 制造商:AD 制造商全稱:Analog Devices 功能描述:SamplePort Stereo Asynchronous Sample Rate Converters |
| AD1890JN | 制造商:Analog Devices 功能描述:Sample Rate Converter 28-Pin PDIP W 制造商:Rochester Electronics LLC 功能描述:IC, 20-BIT CONVERTER IC - Bulk |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。