- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄10677 > AD1871YRSZ (Analog Devices Inc)IC ADC STEREO AUDIO 24BIT 28SSOP PDF資料下載
參數(shù)資料
| 型號： | AD1871YRSZ |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 2/28頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC ADC STEREO AUDIO 24BIT 28SSOP |
| 產(chǎn)品培訓模塊： | Interfacing AV Converters to Blackfin Processors |
| 標準包裝： | 47 |
| 位數(shù)： | 24 |
| 采樣率（每秒）： | 96k |
| 數(shù)據(jù)接口： | 串行，SPI? |
| 轉(zhuǎn)換器數(shù)目： | 2 |
| 電壓電源： | 模擬和數(shù)字 |
| 工作溫度： | -40°C ~ 105°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 28-SSOP（0.209"，5.30mm 寬） |
| 供應商設備封裝： | 28-SSOP |
| 包裝： | 管件 |
| 輸入數(shù)目和類型： | 4 個單端，單極 |
| 產(chǎn)品目錄頁面： | 777 (CN2011-ZH PDF) |
第1頁當前第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁
AD1871
–10–
REV. 0
PIN FUNCTION DESCRIPTIONS
Pin
Input/
No.
Output
Mnemonic
Description
1I
MCLK
Master Clock. The master clock input determines the sample rate of the device. MCLK
can be 256, 512, or 768 times the sampling frequency.
2I
CCLK
1
Control Port Bit Clock—clock signal for control port (SPI) interface. This pin is recon-
figured in the External Control Mode (Pin XCTRL is high), see below.
3
I/O
COUT
1, 2
Control Port Data Out—serial data output from the control port (SPI) interface (in read-
back). This pin is reconfigured in the External Control Mode (Pin XCTRL is high), see
below; or in Modulator Mode (Bit MME of Control Register II is set), see below.
4I
CIN
1
Control Port Data Input—serial data input for control port (SPI) interface. This pin is
reconfigured in the External Control Mode (Pin XCTRL is high), see below.
5I
CLATCH
1
Control Port Frame Sync—frame sync (framing signal) for control port (SPI) interface.
This pin is reconfigured in the External Control Mode (Pin XCTRL is high), see below.
6I
DVDD
5 V Digital Core Supply
7I
DGND
Digital Ground
8I
XCTRL
External Control Enable. This pin is used to select the Control Mode for the device.
When XCTRL is low, control is via the SPI compatible control port (Pins CCLK, CLATCH,
CIN, and COUT). When XCTRL is enabled (high), control of several device functions
is possible by hardware pin strapping (Pins
256/512, M/S, DF1, and DF0). In External
Control Mode, all other functions are in default state (please refer to the Control Register
Descriptions and External Control section).
9I
AVDD
5 V Analog Supply
10
I
VINLN
Left Channel, Negative Input (via MUX/PGA)
11
I
VINLP
Left Channel, Positive Input (via MUX/PGA)
12
I/O
CAPLN
Left External Filter Capacitor (Negative Input to Modulator)
13
I/O
CAPLP
Left External Filter Capacitor (Positive Input to Modulator)
14
O
VREF
Reference Voltage Output. It is recommended to connect a capacitor combination of 10
mF
in parallel with 0.1
mF between VREF and AGND (Pin 15). (See Layout Recommendations.)
15
I
AGND
Analog Ground
16
I/O
CAPRP
Right External Filter Capacitor (Positive Input to Modulator)
17
I/O
CAPRN
Right External Filter Capacitor (Negative Input to Modulator)
18
I
VINRP
Right Channel, Positive Input (via MUX/PGA)
19
I
VINRN
Right Channel, Negative Input (via MUX/PGA)
20
I
AGND
Analog Ground
21
I
CASC
Cascade Enable. This pin enables cascading of up to four AD1871 devices to a single
DSP serial port (see Cascading section).
22
I
DGND
Digital Ground
23
I
ODVDD
Digital Interface Supply. The digital interface can operate from 3.3 V to 5.0 V (nominal).
24
I
RESET
Reset
25
I/O
DIN
2
Serial Data Input. Serial data input pin, only valid when the device is configured in Cas-
cade Mode (Pin CASC is high). This pin is reconfigured in Modulator Mode (Bit MME
of Control Register II is set), see below.
26
O
DOUT
2
Audio Serial Data Output. This pin is reconfigured in Modulator Mode (Bit MME of
Control Register II is set), see below.
27
I/O
BCLK
2
Audio Serial Bit Clock. The bit clock is the audio data serial clock and determines the
rate of audio data transfer. This pin is reconfigured in Modulator Mode (Bit MME of
Control Register II is set), see below.
28
I/O
LRCLK
2
Left/Right Clock. This clock, also known as the word clock, determines the sampling rate.
It is an output or input depending on the status of
Master/Slave. This pin is reconfigured
in Modulator Mode (Bit MME of Control Register II is set), see below.
NOTES
1External Control Mode (See pg 11)
2Modulator Mode (See pg 11)
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 1676859-4 | CAP CER 0.82PF 200V 5% NP0 0805 |
| 1676859-3 | CAP CER 0.68PF 200V 5% NP0 0805 |
| 1676859-2 | CAP CER 0.56PF 200V 5% NP0 0805 |
| 1676859-1 | CAP CER 0.47PF 200V 5% NP0 0805 |
| 1676858-4 | CAP CER 0.82PF 100V 5% NP0 0805 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD1871YRSZ | 制造商:Analog Devices 功能描述:IC, ADC, 24BIT, 96KHZ, SSOP-28 |
| AD1871YRSZ-REEL | 功能描述:IC ADC STEREO 24BIT 96KHZ 28SSOP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標準包裝:1,000 系列:- 位數(shù):16 采樣率（每秒）:45k 數(shù)據(jù)接口:串行 轉(zhuǎn)換器數(shù)目:2 功率耗散（最大）:315mW 電壓電源:模擬和數(shù)字 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:28-SOIC（0.295"，7.50mm 寬） 供應商設備封裝:28-SOIC W 包裝:帶卷 (TR) 輸入數(shù)目和類型:2 個單端，單極 |
| AD1876 | 制造商:AD 制造商全稱:Analog Devices 功能描述:16-Bit 100 kSPS Sampling ADC |
| AD1876JN | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| AD1877 | 制造商:AD 制造商全稱:Analog Devices 功能描述:Single-Supply 16-Bit Stereo ADC |
發(fā)布緊急采購，3分鐘左右您將得到回復。