- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄373859 > AD1819 (Analog Devices, Inc.) ECONOLINE: RD & RC - Dual Output from a Single Input Rail- 1kVDC & 2kVDC Isolation- Power Sharing on Output- Custom Solutions Available- UL94V-0 Package Material- Efficiency to 86% PDF資料下載
參數(shù)資料
| 型號： | AD1819 |
| 廠商： | Analog Devices, Inc. |
| 英文描述： | ECONOLINE: RD & RC - Dual Output from a Single Input Rail- 1kVDC & 2kVDC Isolation- Power Sharing on Output- Custom Solutions Available- UL94V-0 Package Material- Efficiency to 86% |
| 中文描述： | AC\u0026#39;97音效SoundPort編解碼器 |
| 文件頁數(shù)： | 16/28頁 |
| 文件大?。?/td> | 245K |
| 代理商： | AD1819 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁當前第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁
AD1819B
–16–
REV. 0
MIX
Mono Output Select.
0 = Mix.
1 = Mic.
Phat Stereo Enhancement.
0 = Phat Stereo is off.
1 = Phat Stereo is on.
PCM Output Path. The POP bit controls the optional PCM out 3D bypass path (the pre- and post-
3D PCM outpaths are mutually exclusive).
0 = Pre-3D.
1 = Post-3D.
The register should be read before writing to generate a mask for only the bit(s) that need to be changed. The
default value is 0000h.
3D
POP
3D Control (Index 22h)
g
m
u
e
R
N
e
m
a
N
5
1
D
4
1
D
3
1
D
2
1
D
1
1
D
0
1
D
9
D
8
D
7
D
6
D
5
D
4
D
3
D
2
D
1
D
0
D
t
u
a
f
D
*
h
2
2
l
r
n
o
C
D
3
X
X
X
X
X
X
X
X
X
X
X
X
3
P
D
2
P
D
1
P
D
0
P
D
h
0
0
0
0
DP [2:0]
Depth Control. Sets 3D “Depth” Phat Stereo enhancement according to table below.
DP3 . . . DP0
0
1
14
15
Depth
0%
6.67%
93.33%
100%
Power-Down Control/Status (Index 26h)
g
m
u
e
R
N
e
m
a
N
5
1
D
4
1
D
3
1
D
2
1
D
1
1
D
0
1
D
9
D
8
D
7
D
6
D
5
D
4
D
3
D
2
D
1
D
0
D
t
u
a
f
D
h
6
2
t
S
n
C
n
w
o
D
-
w
o
P
X
X
5
R
P
4
R
P
3
R
P
2
R
P
1
R
P
0
R
P
X
X
X
X
F
E
R
L
N
A
C
A
D
C
D
A
h
0
0
0
0
Ready Bits: The ready bits are read only, writing to REF, ANL, DAC, ADC will have no effect. These bits indi-
cate the status for the AD1819B subsections. If the bit is a one then that subsection is “ready.” Ready is defined as
the subsection able to perform in its nominal state.
ADC section ready to transmit data.
DAC section ready to accept data.
Analog gainuators, attenuators, and mixers ready.
Voltage References, V
REF
and V
REFOUT
up to nominal level.
Power-Down Bits. Bits 0 and 1 are to be used individually rather than in combination with each other. The last bit
PR3 can be used in combination with PR2 or by itself.
ADC
DAC
ANL
REF
PR [5:0]
Power-Down State
ADCs and Input Mux Power-Down
DACs Power-Down
Analog Mixer Power-Down (V
REF
and V
REFOUT
On)
Analog Mixer Power-Down (V
REF
and V
REFOUT
Off)
AC-Link Interface Power-Down
Internal Clocks Disabled
ADC and DAC Power-Down
V
REF
Standby Mode
Total Power-Down
Set Bits
PR0
PR1
PR1, PR2
PR0, PR1, PR3
PR4
PR0, PR1, PR4, PR5
PR0, PR1
PR0, PR1, PR2, PR4, PR5
PR0, PR1, PR2, PR3, PR4, PR5
相關PDF資料 |
PDF描述 |
|---|---|
| AD1819B | AC’97 SoundPort Codec |
| AD1833A | 24-Bit, 192 kHz, DAC |
| AD1833AAST | ECONOLINE: RD & RC - Dual Output from a Single Input Rail- 1kVDC & 2kVDC Isolation- Power Sharing on Output- Custom Solutions Available- UL94V-0 Package Material- Efficiency to 86% |
| AD1833ACST | ECONOLINE: RD & RC - Dual Output from a Single Input Rail- 1kVDC & 2kVDC Isolation- Power Sharing on Output- Custom Solutions Available- UL94V-0 Package Material- Efficiency to 86% |
| AD1833ACST-REEL | 24-Bit, 192 kHz, DAC |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| AD1819AJST | 制造商:Rochester Electronics LLC 功能描述: |
| AD1819B | 制造商:AD 制造商全稱:Analog Devices 功能描述:AC’97 SoundPort Codec |
| AD1819BJST | 制造商:Analog Devices 功能描述:Audio Codec 2ADC / 2DAC 16-Bit 48-Pin LQFP 制造商:Analog Devices 功能描述:IC CODEC AC'97 VERSION 2.1 |
| AD1819BJST-REEL | 制造商:Analog Devices 功能描述:Audio Codec 2ADC / 2DAC 16-Bit 48-Pin LQFP T/R |
| AD1819BJSTZ | 制造商:Analog Devices 功能描述:Audio Codec 2ADC / 2DAC 16-Bit 48-Pin LQFP 制造商:Analog Devices 功能描述:Audio CODEC IC |
發(fā)布緊急采購，3分鐘左右您將得到回復。