- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄373859 > AD1819 (Analog Devices, Inc.) ECONOLINE: RD & RC - Dual Output from a Single Input Rail- 1kVDC & 2kVDC Isolation- Power Sharing on Output- Custom Solutions Available- UL94V-0 Package Material- Efficiency to 86% PDF資料下載
參數(shù)資料
| 型號(hào)： | AD1819 |
| 廠商： | Analog Devices, Inc. |
| 英文描述： | ECONOLINE: RD & RC - Dual Output from a Single Input Rail- 1kVDC & 2kVDC Isolation- Power Sharing on Output- Custom Solutions Available- UL94V-0 Package Material- Efficiency to 86% |
| 中文描述： | AC\u0026#39;97音效SoundPort編解碼器 |
| 文件頁(yè)數(shù)： | 11/28頁(yè) |
| 文件大?。?/td> | 245K |
| 代理商： | AD1819 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)當(dāng)前第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)
AD1819B
–11–
REV. 0
Indexed Control Registers
g
m
u
e
R
N
e
m
a
N
5
1
D
4
1
D
3
1
D
2
1
D
1
1
D
0
1
D
9
D
8
D
7
D
6
D
5
D
4
D
3
D
2
D
1
D
0
D
t
u
a
f
D
h
0
0
t
R
X
4
E
S
3
E
S
2
E
S
1
E
S
0
E
S
9
D
I
8
D
I
7
D
I
6
D
I
5
D
I
4
D
I
3
D
I
2
D
I
1
D
I
0
D
I
h
0
0
4
0
h
2
0
e
m
u
V
r
M
M
M
X
5
V
M
L
4
V
M
L
3
V
M
L
2
V
M
L
1
V
M
L
0
V
M
L
X
X
5
V
M
R
4
V
M
R
3
V
M
R
2
V
M
R
1
V
M
R
0
V
M
R
h
0
0
0
8
h
4
0
d
e
v
R
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
h
6
0
o
n
o
M
e
m
u
V
r
M
M
M
M
X
X
X
X
X
X
X
X
X
5
V
M
M
4
V
M
M
2
V
M
M
2
V
M
M
1
V
M
M
0
V
M
M
h
0
0
0
8
h
8
0
d
e
v
R
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
h
A
0
e
m
u
V
p
e
e
B
C
P
M
C
P
X
X
X
X
X
X
X
X
X
X
3
V
C
P
2
V
C
P
1
V
C
P
0
V
C
P
X
h
0
0
0
8
h
C
0
e
m
u
V
e
n
o
h
P
M
H
P
X
X
X
X
X
X
X
X
X
X
4
V
H
P
3
V
H
P
2
V
H
P
1
V
H
P
0
V
H
P
h
8
0
0
8
h
E
0
e
m
u
V
c
M
M
C
M
X
X
X
X
X
X
X
X
0
2
M
X
4
V
C
M
3
V
C
M
2
V
C
M
1
V
C
M
0
V
C
M
h
8
0
0
8
h
0
1
e
m
u
V
n
I
e
n
L
M
L
X
X
4
V
L
L
3
V
L
L
2
V
L
L
1
V
L
L
0
V
L
L
X
X
X
4
V
L
R
3
V
L
R
2
V
L
R
1
V
L
R
0
V
L
R
h
8
0
8
8
h
2
1
e
m
u
V
D
C
M
V
C
X
X
4
V
C
L
3
V
C
L
2
V
C
L
1
V
C
L
0
V
C
L
X
X
X
4
V
C
R
3
V
C
R
2
V
C
R
1
V
C
R
0
V
C
R
h
8
0
8
8
h
4
1
e
m
u
V
o
e
d
V
M
V
X
X
4
V
V
L
3
V
V
L
2
V
V
L
1
V
V
L
0
V
V
L
X
X
X
4
V
V
R
3
V
V
R
2
V
V
R
1
V
V
R
0
V
V
R
h
8
0
8
8
h
6
1
e
m
u
V
x
u
A
M
A
X
X
4
V
A
L
3
V
A
L
2
V
A
L
1
V
A
L
0
V
A
L
X
X
X
4
V
A
R
3
V
A
R
2
V
A
R
1
V
A
R
0
V
A
R
h
8
0
8
8
h
8
1
l
V
t
u
O
M
C
P
M
O
X
X
4
V
O
L
3
V
O
L
2
V
O
L
1
V
O
L
0
V
O
L
X
X
X
4
V
O
R
3
V
O
R
2
V
O
R
1
V
O
R
0
V
O
R
h
8
0
8
8
h
A
1
t
e
S
d
r
o
c
e
R
X
X
X
X
X
2
S
L
1
S
L
0
S
L
X
X
X
X
X
2
S
R
1
S
R
0
S
R
h
0
0
0
0
h
C
1
n
G
d
r
o
c
e
R
M
I
X
X
X
3
M
I
L
2
M
I
L
1
M
I
L
0
M
I
L
X
X
X
X
3
M
I
R
2
M
I
R
1
M
I
R
0
M
I
R
h
0
0
0
8
h
E
1
d
e
v
R
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
h
0
2
e
o
p
r
u
P
l
n
e
G
P
O
P
X
D
3
X
X
X
X
I
M
S
M
K
B
P
L
X
X
X
X
X
X
X
h
0
0
0
0
h
2
2
l
r
n
o
C
D
3
X
X
X
X
X
X
X
X
X
X
X
X
3
P
D
2
P
D
1
P
D
0
P
D
h
0
0
0
0
h
4
2
d
e
v
R
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
h
6
2
t
S
n
o
C
n
w
o
D
-
w
o
P
X
X
5
R
P
4
R
P
3
R
P
2
R
P
1
R
P
0
R
P
X
X
X
X
F
E
R
L
N
A
C
A
D
C
D
A
h
0
0
0
0
h
8
2
d
e
v
R
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
h
2
7
d
e
v
R
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
h
4
7
n
o
u
g
o
C
l
S
T
O
6
L
1
S
M
G
2
E
R
M
G
1
E
R
M
G
0
E
R
E
Q
R
N
D
Q
R
2
L
D
Q
R
1
L
D
Q
R
0
L
D
X
X
X
X
X
Q
R
2
R
D
Q
R
1
R
D
Q
R
0
R
D
h
0
0
0
7
h
6
7
s
B
l
r
n
o
C
c
M
Z
C
A
D
X
X
X
X
R
S
L
D
X
R
S
L
A
D
O
N
E
M
1
X
R
D
0
S
7
8
X
7
R
D
S
X
X
R
S
R
D
X
R
S
R
A
h
0
0
0
0
h
8
7
0
e
R
e
m
a
S
5
1
0
R
S
4
1
0
R
S
3
1
0
R
S
2
1
0
R
S
1
1
0
R
S
0
1
0
R
S
9
0
R
S
8
0
R
S
7
0
R
S
6
0
R
S
5
0
R
S
4
0
R
S
3
0
R
S
2
0
R
S
1
0
R
S
0
0
R
S
h
0
8
B
B
h
A
7
1
e
R
e
m
a
S
5
1
1
R
S
4
1
1
R
S
3
1
1
R
S
2
1
1
R
S
1
1
1
R
S
0
1
1
R
S
9
1
R
S
8
1
R
S
7
1
R
S
6
1
R
S
5
1
R
S
4
1
R
S
3
1
R
S
2
1
R
S
1
1
R
S
0
1
R
S
h
0
8
B
B
h
C
7
1
D
I
r
o
d
n
e
V
7
F
6
F
5
F
4
F
3
F
2
F
1
F
0
F
7
S
6
S
5
S
4
S
3
S
2
S
1
S
0
S
h
4
4
1
4
h
E
7
2
D
I
r
o
d
n
e
V
7
T
6
T
5
T
4
T
3
T
2
T
1
T
0
T
7
V
E
R
6
V
E
R
5
V
E
R
4
V
E
R
3
V
E
R
2
V
E
R
1
V
E
R
0
V
E
R
h
3
0
3
5
NOTES
1. All registers not shown and bits containing an X are reserved.
2. Odd register addresses are aliased to the next lower even address.
3. Reserved registers should not be written.
4. Zeros should be written to reserved bits.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AD1819B | AC’97 SoundPort Codec |
| AD1833A | 24-Bit, 192 kHz, DAC |
| AD1833AAST | ECONOLINE: RD & RC - Dual Output from a Single Input Rail- 1kVDC & 2kVDC Isolation- Power Sharing on Output- Custom Solutions Available- UL94V-0 Package Material- Efficiency to 86% |
| AD1833ACST | ECONOLINE: RD & RC - Dual Output from a Single Input Rail- 1kVDC & 2kVDC Isolation- Power Sharing on Output- Custom Solutions Available- UL94V-0 Package Material- Efficiency to 86% |
| AD1833ACST-REEL | 24-Bit, 192 kHz, DAC |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD1819AJST | 制造商:Rochester Electronics LLC 功能描述: |
| AD1819B | 制造商:AD 制造商全稱:Analog Devices 功能描述:AC’97 SoundPort Codec |
| AD1819BJST | 制造商:Analog Devices 功能描述:Audio Codec 2ADC / 2DAC 16-Bit 48-Pin LQFP 制造商:Analog Devices 功能描述:IC CODEC AC'97 VERSION 2.1 |
| AD1819BJST-REEL | 制造商:Analog Devices 功能描述:Audio Codec 2ADC / 2DAC 16-Bit 48-Pin LQFP T/R |
| AD1819BJSTZ | 制造商:Analog Devices 功能描述:Audio Codec 2ADC / 2DAC 16-Bit 48-Pin LQFP 制造商:Analog Devices 功能描述:Audio CODEC IC |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。