- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄298813 > ACT-7000ASC-225F24Q 64-BIT, 225 MHz, RISC PROCESSOR, CQFP208 PDF資料下載
參數(shù)資料
| 型號(hào)： | ACT-7000ASC-225F24Q |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | 64-BIT, 225 MHz, RISC PROCESSOR, CQFP208 |
| 封裝： | 1.120 X 1.120 INCH, INVERTED, CERAMIC, QFP-208 |
| 文件頁(yè)數(shù)： | 21/26頁(yè) |
| 文件大?。?/td> | 231K |
| 代理商： | ACT-7000ASC-225F24Q |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)當(dāng)前第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)
4
SCD7000A Rev C 9/9/09
Aeroflex Plainview
Figure 2 is a simplification of the pipeline section and
illustrates the basics of the instruction issue mechanism.
The figure illustrates that one F pipe instruction and one
M pipe instruction can be issued concurrently but that two
M pipe or two F pipe instructions cannot be issued. Table 2
specifies more completely the instructions within each
class.
.
The
symmetric
superscalar
capability
of
the
ACT 7000ASC, in combination with its low latency integer
execution units and high-throughput fully pipelined
floating-point
execution
unit,
provides
unparalleled
price/performance in computational intensive embedded
applications.
Pipeline
The logical length of both the F and M pipelines is five
stages with state committing in the register write, or W,
pipe stage. The physical length of the floating-point
execution pipeline is actually seven stages but this is
completely transparent to the user.
Figure 3 shows instruction execution within the
ACT 7000ASC
when
instructions
are
issuing
simultaneously down both pipelines. As illustrated in the
figure,
up
to
ten
instructions
can
be
executing
simultaneously. This figure presents a somewhat simplistic
Figure 2 – Instruction Issue Paradigm
FP
F Pipe
F Pipe IBus
M Pipe IBus
FP
M Pipe
Integer
F Pipe
Integer
M Pipe
Dispatch
Unit
Instruction
Cache
Table 2 – Dual Issue Instruction Classes
integer
load/store
floating-point
branch
add, sub, or,
xor, shift, etc.
lw, sw, ld, sd,
ldc1, sdc1,
mov, movc,
fmov, etc.
fadd, fsub,
fmult, fmadd,
fdiv, fcmp,
fsqrt, etc.
beq, bne,
bCzT, bCzF,
j, etc.
I0
1l
2l
1R
2R
1A
2A
1D
2D
1W
2W
I1
1l
2l
1R
2R
1A
2A
1D
2D
1W
2W
I2
1l
2l
1R
2R
1A
2A
1D
2D
1W
2W
I3
1l
2l
1R
2R
1A
2A
1D
2D
1W
2W
I4
1l
2l
1R
2R
1A
2A
1D
2D
1W
2W
I5
1l
2l
1R
2R
1A
2A
1D
2D
1W
2W
I6
1l
2l
1R
2R
1A
2A
1D
2D
1W
2W
I7
1l
2l
1R
2R
1A
2A
1D
2D
1W
2W
I8
1l
2l
1R
2R
1A
2A
1D
2D
1W
2W
I9
1l
2l
1R
2R
1A
2A
1D
2D
1W
2W
one cycle
1I-1R:
2I:
2R:
1A:
1A-2A:
2A:
2A-2D:
1D:
2W:
Instruction cache access
Instruction virtual to physical address translation
Register file read, Bypass calculation, Instruction decode, Branch address calculation
Issue or slip decision, Branch decision
Data virtual address calculation
Integer add, logical, shift
Store Align
Data cache access and load align
Data virtual to physical address translation
Register file write
Figure 3 – Pipeline
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ACT-7000ASC-300F17I | 64-BIT, 300 MHz, RISC PROCESSOR, CQFP208 |
| ACT4445 | DATACOM, MIL-STD-1553 DATA BUS TRANSCEIVER, BCC64 |
| ACTS04KMSR-02 | ACT SERIES, HEX 1-INPUT INVERT GATE, CDFP14 |
| ACTS04DMSR-02 | ACT SERIES, HEX 1-INPUT INVERT GATE, CDIP14 |
| ACTS08DMSR | ACT SERIES, QUAD 2-INPUT AND GATE, CDIP14 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ACT7000SC | 制造商:AEROFLEX 制造商全稱:AEROFLEX 功能描述:ACT 7000SC 64-Bit Superscaler Microprocessor |
| ACT-7000SC-150F17C | 制造商:AEROFLEX 制造商全稱:AEROFLEX 功能描述:ACT 7000SC 64-Bit Superscaler Microprocessor |
| ACT-7000SC-150F17I | 制造商:AEROFLEX 制造商全稱:AEROFLEX 功能描述:ACT 7000SC 64-Bit Superscaler Microprocessor |
| ACT-7000SC-150F17M | 制造商:AEROFLEX 制造商全稱:AEROFLEX 功能描述:ACT 7000SC 64-Bit Superscaler Microprocessor |
| ACT-7000SC-150F17Q | 制造商:AEROFLEX 制造商全稱:AEROFLEX 功能描述:ACT 7000SC 64-Bit Superscaler Microprocessor |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。