參數(shù)資料
型號(hào)： ACS8946T
廠商： Semtech
文件頁(yè)數(shù)： 2/40頁(yè)
文件大?。?/td> 0K
描述： IC JITTER ATT MULT PLL 48-QFN
標(biāo)準(zhǔn)包裝： 1
類型： 時(shí)鐘/頻率發(fā)生器，多路復(fù)用器
PLL： 是
主要目的： 以太網(wǎng)，SONET/SDH
輸入： LVPECL
輸出： CML，LVPECL
電路數(shù)： 1
比率 - 輸入:輸出： 2:4
差分 - 輸入:輸出： 是/是
頻率 - 最大： 625MHz
電源電壓： 3.135 V ~ 3.465 V
工作溫度： -40°C ~ 85°C
安裝類型： 表面貼裝
封裝/外殼： 48-VFQFN 裸露焊盤
供應(yīng)商設(shè)備封裝： 48-QFN（7x7）
包裝： 托盤
ADVANCED COMMUNICATIONS
FINAL
DATASHEET
Revision 3/November 2006 Semtech Corp.
Page 10
www.semtech.com
ACS8946 JAM PLL
Typical final output jitter. e.g. 2.8 ps rms measured
over the integration range of 12 kHz -20 MHz offset
from carrier.
Jitter Filtering: Partnering with Semtech
Line Card Protection Parts
One possible line card solution is to use the ACS8946 on
the line card to provide line card protection and direct
jitter filtering of references received from a Semtech SETS
device (ACS8520/30) on the sync card. If a Semtech LC/P
part (ACS8525) is used on the line card, another possible
solution uses the ACS8946 after the Semtech LC/P part
to dejitter the LC/P device’s output.
In the first solution, Master/Slave phase alignment on
reference switchover is taken care of by a redundant pair
arrangement of SETS devices, which use their output
phase alignment features to ensure the ACS8946 is
supplied with input clocks that are very closely tied in
phase. Then, on a line card reference switch, the
ACS8946 acts as a simple MUX adding negligible phase
offset between the references, giving very low output
disturbance for the combined system, as well as
performing its dejittering function.
In the second, more sophisticated solution, the reference
switching capability of ACS8946 is not used, as this is
carried out by the SETS or LC/P part.
In both cases, the ACS8946 can be used as both an
output jitter cleaner, and as a rate converter (19.44 MHz
and above).
One “Real World” application for the ACS8946 is to use it
to dejitter the 19.44 MHz output from a Semtech
ACS8525 LC/P device. In this case it is recommended to
set the ACS8946 PLL bandwidth to around 2 kHz to
provide a low jitter total solution. The test results detailed
in the Electrical Specifications section show the “Real
World” performance of this combination of parts which is
a superior solution to those traditionally using simple
discrete PLLs, and has the following advantages:
Low overall bandwidth, 18 Hz for example—dictated
by the ACS8525.
High input jitter attenuation and roll-off:
First, second and third order roll-off points:
- 20 dB/decade 18 Hz to 2 kHz,
- 40 dB/decade 2 kHz to 200 kHz and
- 60 dB/decade for >200 kHz.
Typical final output jitter, e.g. 2.9 ps rms (measured
over the integration range 12 kHz - 20 MHz) dictated
by the ACS8946.
High frequency stability when all input clocks fail;
holdover frequency control to Stratum 3—dictated by
the ACS8525.
Input Jitter Tolerance
Jitter tolerance is defined as the maximum amplitude of
sinusoidal jitter that can exist on the input reference clock
above which the device fails to acquire/maintain lock.
For the stand-alone device, the jitter tolerance is shown in
Figure 4. for an undivided reference i.e. full rate PFD. For
frequencies below the PLL bandwidth, jitter tolerance is
seen to decrease at a rate of -20 dB per decade. For jitter
frequencies above the PLL bandwidth, jitter tolerance is
limited to 0.9 UI p-p.
Note...If the reference clock is divided, then the jitter tolerance
will be improved.
When the ACS8946 follows an ACS8525, the input jitter
tolerance is wholly defined by the ACS8525. The system
jitter tolerance is dramatically increased due to the
extended phase capture range of the digital PLL within the
ACS8525.
Figure 4 Jitter Tolerance ACS8946
Jitter Transfer
Jitter transfer is a ratio of input jitter present on the
reference clock to the filtered jitter present on the output
clock. Standalone, the ACS8946 Jitter Transfer
Input Jitter Tolerance With 2kHz PLL Bandwidth
0.01
0.1
1
10
100
1000
10
100
1000
10000
100000
1000000
Jitter Frequency Offset from Carrier (Hz)
In
p
u
t
J
it
te
rA
m
p
lit
ud
e
p
-p
(
U
I)
ACS8946 Jitter
Tolerance
OC_12
Tolerance Mask
OC_48
Tolerance Mask
相關(guān)PDF資料
PDF描述
ACS8947T IC JITTER ATT MULT PLL 48-QFN
AD10200BZ IC ADC DUAL 12BIT 68-CLCC
AD10242BZ IC ADC DUAL 12BIT 68-CLCC
AD10465BZ IC ADC DUAL 14BIT 68-CLCC
AD13280AZ IC ADC 12BIT 68CLCC
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ACS8947T 功能描述:IC JITTER ATT MULT PLL 48-QFN RoHS:是 類別:集成電路 (IC) >> 時(shí)鐘/計(jì)時(shí) - 專用 系列:- 標(biāo)準(zhǔn)包裝:1,500 系列:- 類型:時(shí)鐘緩沖器/驅(qū)動(dòng)器 PLL:是 主要目的:- 輸入:- 輸出:- 電路數(shù):- 比率 - 輸入:輸出:- 差分 - 輸入:輸出:- 頻率 - 最大:- 電源電壓:3.3V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:28-SSOP（0.209"，5.30mm 寬） 供應(yīng)商設(shè)備封裝:28-SSOP 包裝:帶卷 (TR) 其它名稱:93786AFT
ACS9010 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Optoelectronic
ACS9510/50EVB 制造商:Semtech Corporation 功能描述:
ACS9510EVB 功能描述:EVALUATION BOARD FOR ACS9510 RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 評(píng)估演示板和套件 系列:ToPSync™ 標(biāo)準(zhǔn)包裝:1 系列:PCI Express® (PCIe) 主要目的:接口，收發(fā)器，PCI Express 嵌入式:- 已用 IC / 零件:DS80PCI800 主要屬性:- 次要屬性:- 已供物品:板
ACS9510T 制造商:Semtech Corporation 功能描述:
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*