- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄378268 > ACE1501EMTX (Fairchild Semiconductor Corporation) ACE1501 Product Family Arithmetic Controller Engine (ACEx⑩) for Low Power Applications PDF資料下載
參數(shù)資料
| 型號： | ACE1501EMTX |
| 廠商： | Fairchild Semiconductor Corporation |
| 英文描述： | ACE1501 Product Family Arithmetic Controller Engine (ACEx⑩) for Low Power Applications |
| 中文描述： | ACE1501產(chǎn)品系列運算控制器引擎（ACEx⑩）的低功耗應用 |
| 文件頁數(shù)： | 19/33頁 |
| 文件大?。?/td> | 1187K |
| 代理商： | ACE1501EMTX |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁當前第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁
A
)
19
www.fairchildsemi.com
ACE1501 Product Family Rev. 1.
1
The OCFLAG signal is read only and goes high when the last
encoded bit of the DAT0 frame is transmitting. The OCFLAG sig-
nal is used to inform software that the DAT0 frame transmission
operation is completing (see Figure 25). If multiple DAT0 frames
are to be transmitted consecutively, software should poll the
OCFLAG signal for a 1. Once OCFLAG is 1, DAT0 must be
reload and the START / STOP bit must be restored to 1 in order
to begin the new frame transmission without interruptions (the
synchronization period). Since OCFLAG remains high during
the entire last encoded DAT0 frame bit transmission, software
should wait for the HBC to clear the OCFLAG signal before poll-
ing for the new OCFLAG high pulse. If new data is not reloaded
into DAT0 and the START signal (STOP is active) is not set
before the OCFLAG is 0, the transmission process will end
(TXBUSY is cleared) and a new process will begin starting with
the synchronization period.
Figure 24 and Figure 25 shows how the HBC performs its data
encoding. In the example, two frames are encoded and trans-
mitted consecutively with the following bit encoding format spec-
i
fi
cation:
1. Transmission frequency = 62.5KHz
2. Data to be encoded = 0x52, 0x92 (all 8-bits)
3. Each bit should be encoded as a 3-bit binary value,
‘
1
’
= 110b and
‘
0
’
= 100b
4. Transmission output port : G2
To perform the data transmission, software must
fi
rst initialize
the PSCALE, BPSEL, HPATTERN, LPATTERN, and DAT0
registers with the appropriate values.
LD
LD
LD
LD
LD
PSCALE, #03H
BPSEL, #012H
HPATTERN, #0C0H
LPATTERN, #090H
DAT0, #052H
; (1MHz 4) 4 = 62.5KHz
; BPH = 2, BPL = 2 (3 bits each)
; HPATTERN = 0xC0
; LPATTERN = 0x90
; DAT0 = 0x52
Once the basic registers are initialized, the HBC can be started.
(At the same time, software must set the number of data bits per
data frame and select the desired output port.)
LD
HBCNTRL, #27H
; START / STOP = 1,
FRAME = 7, IOSEL = 0
After the HBC has started, software must then poll the OCFLAG
for a high pulse and restore the DAT0 register and the START
signal to continue with the next data transmission.
LOOP_HI:
IFBIT OCFLAG, HBCNTRL
JP
NXT_FRAME
JP
LOOP_HI
; Wait for OCFLAG = 1
NXT_FRAME:
LD
SBIT
DAT0, #092H
START, HBCNTRL
; DAT0 = 0x92
; START / STOP = 1
If software is to proceed with another data transmission, the
OCFLAG must be zero before polling for the next OCFLAG high
pulse. However, since the speci
fi
cation in the example requires
no other data transmission software can proceed as desired.
LOOP_LO:
IFBIT OCFLAG, HBCNTRL
JP
LOOP_LO
Etc.
; Wait for OCFLAG = 0
; Program proceeds
as desired
Figure 21. Hardware Bit-coder (HBC) Block Diagram
PSCALE
LPATTERN
HPATTERN
Down
Counter
DAT0
IR/RF
CLOCK
3
3
3
3
FRAME[2:0]
[HBCNTRL]
BPL[2:0]
[BPSEL]
BPH[2:0]
[BPSEL]
b7
ShiftCLK
NoShift
RFCLK
RFCLK
StopShift
StopShift
b7
b7
A
B
Y
A
B
Y
Fixed
Clock Divider
by 4
8
G2
G5
IOSEL
HBCNTRL[6]
[PSCALE]
CPU
CLOCK
OCFLAG
OCFLAG
HBCNTRL[7]
Sync
LOGIC
START/STOP
HBCNTRL[5]
TXBUSY
HBCNTRL[4]
相關PDF資料 |
PDF描述 |
|---|---|
| ACE1501EMX | ACE1501 Product Family Arithmetic Controller Engine (ACEx⑩) for Low Power Applications |
| ACE1501EN | ACE1501 Product Family Arithmetic Controller Engine (ACEx⑩) for Low Power Applications |
| ACE1501VM | ACE1501 Product Family Arithmetic Controller Engine (ACEx⑩) for Low Power Applications |
| ACE1501EM | ACE1501 Product Family Arithmetic Controller Engine (ACEx⑩) for Low Power Applications |
| ACE1501EM8 | ACE1501 Product Family Arithmetic Controller Engine (ACEx⑩) for Low Power Applications |
相關代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ACE1501EMX | 功能描述:8位微控制器 -MCU arithmetic Controllr Engine RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時鐘頻率:50 MHz 程序存儲器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風格:SMD/SMT |
| ACE1501EN | 功能描述:8位微控制器 -MCU arithmetic Controllr Engine RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時鐘頻率:50 MHz 程序存儲器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風格:SMD/SMT |
| ACE1501EN14 | 功能描述:8位微控制器 -MCU arithmetic Controllr Engine RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時鐘頻率:50 MHz 程序存儲器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風格:SMD/SMT |
| ACE1501V | 制造商:FAIRCHILD 制造商全稱:Fairchild Semiconductor 功能描述:ACE1501 Product Family Arithmetic Controller Engine (ACEx⑩) for Low Power Applications |
| ACE1501VM | 功能描述:8位微控制器 -MCU arithmetic Controllr Engine RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時鐘頻率:50 MHz 程序存儲器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風格:SMD/SMT |
發(fā)布緊急采購，3分鐘左右您將得到回復。