參數(shù)資料
型號： A8905CLB
廠商： Allegro MicroSystems, Inc.
英文描述： 3-PHASE BRUSHLESS DC MOTOR CONTROLLER/DRIVER WITH BACK-EMF SENSING
中文描述： 3相無刷直流電動機控制器/驅(qū)動器，反電動勢遙感
文件頁數(shù)： 9/12頁
文件大?。?/td> 163K
代理商： A8905CLB
8905
3-PHASE BRUSHLESS DC
MOTOR CONTROLLER/DRIVER
V
BRK
V
FAULT -
V
D
acquire and minimizes settling. The Current Control Block Diagram illustrates
the YANK signal and its effects.
Braking.
A dynamic braking feature of the A8905CLB shorts the three
motor windings to ground. This is accomplished by turning the three source
drivers OFF and the three sink drivers ON. Activation of the brake can be
implemented through the BRAKE input or through the D2 bit in the serial port.
The supply voltage for the brake circuitry is the C
RES
voltage, allowing the brake
function to remain active after power failure. Power-down braking with delay can
be implemented by using an external RC and other components to control the
brake terminal, as shown. Brake delay can be set using the equation below to
ensure that voice-coil head retract occurs before the spindle motor brake is
activated. Once the brake is activated, due to the inherent capacitive input, the
three sink drivers will remain active until the device is reset.
t
BRK
= R
B
C
B
1 – l
n
BRAKE
FAULT
VBRK
VFAULT D
–
V
BRAKE
ACTIVATED
Dwg. OP-004
RB
CB
t BRK
Centertap.
The A8905CLB internally
simulates the centertap voltage of the motor.
To obtain reliable start-up performance from
motor to motor, the motor centertap should be
connected to this terminal.
Serial Port.
The serial port functions to
write various operational and diagnostic modes
to the A8905CLB. The serial port DATA IN is
enabled/disabled by the CHIP SELECT
terminal. When CHIP SELECT is high the
serial port is disabled and the chip is not
affected by changes in data at the DATA IN or
CLOCK terminals.
To write data to the serial port, the
CLOCK terminal should be low prior to the
CHIP SELECT terminal going low. Once
CHIP SELECT goes low, information on the
DATA IN terminal is read into the shift register
on the positive-going transition of the CLOCK.
There are 24 bits in the serial input port.
Data written into the serial port is latched
and becomes active upon the low-to-high
transition of the CHIP SELECT terminal at the
end of the write cycle. D0 will be the last bit
written to the serial port.
Reset.
The RESET terminal (when pulled
low) clears all serial port bits, including the D0
latch, which puts the A8905CLB in the sleep
mode.
Dwg. EP-036-1
INDEX
CHIP SELECT
+5 V
VRET
CWD
CD2
CD1
RESET
CLOCK
DATA IN
VBB
CST
RES
0.22
μ
F
C
CF2
RF1
CF1
BYPASS
BYPASS
1
2
3
4
5
6
7
8
9
9
24
23
22
21
20
19
18
17
16
15
14
13
12
11
10
DD
V
BB
V
S
FLL
MUX
COMMUTATION
DELAY
BOOST
CHARGE
PUMP
OSC (REF)
DATA OUT
FAULT
RB
CB
TYPICAL
APPLICATION
相關(guān)PDF資料
PDF描述
A8906CLB BIDIRECTIONAL 3-PHASE BRUSHLESS DC MOTOR CONTROLLER/DRIVER WITH BACK-EMF SENSING
A8909CLB 3-PHASE BRUSHLESS DC MOTOR CONTROLLER/DRIVER WITH BACK-EMF SENSING AND POWER DMOS OUTPUTS
A8920 Dual Schottky Barrier Diodes(用于硬盤驅(qū)動器的20V反向電壓雙肖特基勢壘二極管)
A8920SLR DUAL SCHOTTKY DIODE
A8932 Voice-Coil Motor Driver(音頻線圈電機驅(qū)動器)
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
A8906CLB 制造商:ALLEGRO 制造商全稱:Allegro MicroSystems 功能描述:BIDIRECTIONAL 3-PHASE BRUSHLESS DC MOTOR CONTROLLER/DRIVER WITH BACK-EMF SENSING
A8909CLB 制造商:ALLEGRO 制造商全稱:Allegro MicroSystems 功能描述:3-PHASE BRUSHLESS DC MOTOR CONTROLLER/DRIVER WITH BACK-EMF SENSING AND POWER DMOS OUTPUTS
A891 制造商:Thomas & Betts 功能描述:FIXTURE FITTING
A89120-000 制造商:TE Connectivity 功能描述:VARISTOR 82V 7MM STRAIGHT LEAD 制造商:TE Connectivity 功能描述:VARISTOR 82V 1.75KA DISC 7MM 制造商:TE CONNECTIVITY RAYCHEM-POLYSWITCH 功能描述:Var MOV 50VAC 65VDC 1750A 82V Thru-Hole Bulk
A89125-000 制造商:TE Connectivity 功能描述:VARISTOR 390VDC 7MM 10% LEADED 制造商:TE Connectivity 功能描述:VARISTOR 390V 1.2KA DISC 7MM
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*