- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄375147 > A63G7332E-45 (AMIC Technology Corporation) 128K X 32 Bit Synchronous High Speed SRAM with Burst Counter and Pipelined Data Output PDF資料下載
參數(shù)資料
| 型號： | A63G7332E-45 |
| 廠商： | AMIC Technology Corporation |
| 元件分類： | 通用總線功能 |
| 英文描述： | 128K X 32 Bit Synchronous High Speed SRAM with Burst Counter and Pipelined Data Output |
| 中文描述： | 128K的× 32位同步高的Burst計數(shù)器和流水線數(shù)據(jù)輸出高速SRAM |
| 文件頁數(shù)： | 2/17頁 |
| 文件大?。?/td> | 382K |
| 代理商： | A63G7332E-45 |
A63G7332 Series
128K X 32 Bit Synchronous High Speed SRAM
with Burst Counter and Pipelined Data Output
Preliminary
PRELIMINARY (December, 1998, Version 2.1)
1
AMIC Technology, Inc.
Features
n
Fast access times: 4.2/4.5/5.0 ns (143/133/100 MH
Z
)
n
Single +3.3V+10% or +3.3V-5% power supply
n
Separate +2.5V+0.4V/-0.12V isolated output buffer
n
3.3V tolerant inputs
n
Synchronous burst function
n
Individual Byte Write control and Global Write
n
Registered output for pipelined applications
n
Three separate chip enables allow wide range of
options for CE control, address pipelining
n
Selectable BURST mode
n
SLEEP mode (ZZ pin) provided
n
Available in 100-pin LQFP package
General Description
The A63G7332 is a high-speed, low-power SRAM
containing 4,194,304 bits of bit synchronous memory,
organized as 131,072 words by 32 bits.
The A63G7332 combines advanced synchronous
peripheral circuitry, 2-bit burst control, input registers,
output registers and a 128K X 32 SRAM core to provide
a wide range of data RAM applications.
The positive edge triggered single clock input (CLK)
controls all synchronous inputs passing through the
registers. Synchronous inputs include all addresses (A0 -
A16), all data inputs (I/O
1
- I/O
32
), active LOW chip
enable (
CE
), two additional chip enables (CE2,
CE2
),
burst control inputs (
ADSC
,
ADSP
,
ADV
), byte write
enables (
BWE
,
BW1
,
BW2
,
BW3
,
BW4
) and Global
Write (
GW
). Asynchronous inputs include output enable
(
OE
), clock (CLK), BURST mode (MODE) and SLEEP
mode (ZZ).
Burst operations can be initiated with either the address
status processor (
ADSP
) or address status controller
(
ADSC
) input pin. Subsequent burst sequence burst
addresses can be internally generated by the A63G7332
and controlled by the burst advance (
ADV
) pin. Write
cycles are internally self-timed and synchronous with the
rising edge of the clock (CLK).
This feature simplifies the write interface. Individual Byte
enables allow individual bytes to be written.
BW1
controls I/O
1
- I/O
8
,
BW2
controls I/O
9
- I/O
16
,
BW3
controls I/O
17
- I/O
24
, and
BW4
controls I/O
25
- I/O
32
, all
on the condition that
BWE
is LOW.
GW
LOW causes
all bytes to be written.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| A63G7332E-5 | 128K X 32 Bit Synchronous High Speed SRAM with Burst Counter and Pipelined Data Output |
| A63G7332SERIES | 128K X 32 Bit Synchronous High Speed SRAM with Burst Counter and Pipelined Data Output |
| A63G7332 | 128K X 32 Bit Synchronous High Speed SRAM with Burst Counter and Pipelined Data Output |
| A63G7332E-42 | 128K X 32 Bit Synchronous High Speed SRAM with Burst Counter and Pipelined Data Output |
| A63L06361E-7.5 | 1M X 36 Bit Synchronous High Speed SRAM with Burst Counter and Flow-through Data Output |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| A63G7332E-5 | 制造商:AMICC 制造商全稱:AMIC Technology 功能描述:128K X 32 Bit Synchronous High Speed SRAM with Burst Counter and Pipelined Data Output |
| A63G7332SERIES | 制造商:AMICC 制造商全稱:AMIC Technology 功能描述:128K X 32 Bit Synchronous High Speed SRAM with Burst Counter and Pipelined Data Output |
| A63KTM80X | 制造商:Panasonic Industrial Company 功能描述:CRT |
| A63L0636 | 制造商:AMICC 制造商全稱:AMIC Technology 功能描述:1M X 36 Bit Synchronous High Speed SRAM with Burst Counter and Pipelined Data Output |
| A63L06361 | 制造商:AMICC 制造商全稱:AMIC Technology 功能描述:1M X 36 Bit Synchronous High Speed SRAM with Burst Counter and Flow-through Data Output |
發(fā)布緊急采購，3分鐘左右您將得到回復。