- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄379546 > A54SX72A-TQ208B (Electronic Theatre Controls, Inc.) Hex Buffers / Drivers with Open-Collector High-Vltage Outputs 14-PDIP 0 to 70 PDF資料下載
參數(shù)資料
| 型號(hào)： | A54SX72A-TQ208B |
| 廠商： | Electronic Theatre Controls, Inc. |
| 英文描述： | Hex Buffers / Drivers with Open-Collector High-Vltage Outputs 14-PDIP 0 to 70 |
| 中文描述： | 的SX - A系列FPGA的 |
| 文件頁(yè)數(shù)： | 106/108頁(yè) |
| 文件大?。?/td> | 720K |
| 代理商： | A54SX72A-TQ208B |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)當(dāng)前第106頁(yè)第107頁(yè)第108頁(yè)
SX-A Family FPGAs
4-2
v5.1
Table 2-13
was updated.
2-17
All timing tables were updated.
2-18
to
2-52
v3.0
The
"Actel Secure Programming Technology with FuseLock Prevents Reverse Engineering and
Design Theft" section
was updated.
1-i
The
"Ordering Information" section
was updated.
1-ii
The
"Temperature Grade Offering" section
was updated.
1-iii
The
Figure 1-1 SX-A Family Interconnect Elements
was updated.
1-1
The “
"Clock Resources" section
“was updated
1-5
The
Table 1-1 SX-A Clock Resources
is new.
1-5
The
"User Security" section
is new.
1-7
The
"I/O Modules" section
was updated.
1-7
The
Table 1-2 I/O Features
was updated.
1-8
The
Table 1-3 I/O Characteristics for All I/O Configurations
is new.
1-8
The
Table 1-4 Power-Up Time at which I/Os Become Active
is new
1-8
The
Figure 1-12 Device Selection Wizard
is new.
1-9
The
"Boundary-Scan Pin Configurations and Functions" section
is new.
1-9
The
Table 1-9 Device Configuration Options for Probe Capability (TRST Pin Reserved)
is new.
1-11
The
"SX-A Probe Circuit Control Pins" section
was updated.
1-12
The
"Design Considerations" section
was updated.
1-12
The
Figure 1-13 Probe Setup
was updated.
1-12
The
Design Environment
was updated.
1-13
The
Figure 1-13 Design Flow
is new.
1-11
The
"Absolute Maximum Ratings*" section
was updated.
1-12
The
"Recommended Operating Conditions" section
was updated.
1-12
The
"Electrical Specifications" section
was updated.
1-12
The
"2.5V LVCMOS2 Electrical Specifications" section
was updated.
1-13
The
"SX-A Timing Model"
and
"Sample Path Calculations"
equations were updated.
1-23
The
"Pin Description" section
was updated.
1-14
v2.0.1
The
"Design Environment" section
has been updated.
1-13
The
"I/O Modules" section
, and
Table 1-2 I/O Features
have been updated.
1-8
The
"SX-A Timing Model" section
and the
"Timing Characteristics" section
have new timing
numbers.
1-23
Previous Version Changes in Current Version (v5.1)
Page
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| A54SX16A-3BG208B | SX-A Family FPGAs |
| A54SX16A-3BG208I | SX-A Family FPGAs |
| A54SX16A-3BG208M | SX-A Family FPGAs |
| A54SX16A-3PQ208 | SX-A Family FPGAs |
| A54SX16A-3PQ208A | SX-A Family FPGAs |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| A55 | 制造商:M/A-COM Technology Solutions 功能描述:GAIN BLOCK |
| A5-5 | 制造商:MA-COM 制造商全稱:M/A-COM Technology Solutions, Inc. 功能描述:Cascadable Amplifier 5 to 500 MHz |
| A550 | 制造商:ROEBUCK 功能描述:FIRST AID GUIDE WORKPLACE 制造商:Dremel 功能描述:Shield Rotary Attachment Kit 制造商:DREMEL 功能描述:SHIELD ATTACHMENT KIT |
| A5-50 | 制造商:Southco 功能描述: |
| A5500750 | 制造商:Thomas & Betts 功能描述:1 1/4" PVC ELBOW 3/4" PEX SUPPORT |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。