Figure 1-13 Output Buffer Delays Figure 1-14 AC Test Loads To AC Test Loads (shown below) PAD D E TRIBUFF I" />
參數(shù)資料
型號: A54SX08-VQ100I
廠商: Microsemi SoC
文件頁數(shù): 19/64頁
文件大?。?/td> 0K
描述: IC FPGA SX 12K GATES 100-VQFP
標(biāo)準(zhǔn)包裝: 90
系列: SX
LAB/CLB數(shù): 768
輸入/輸出數(shù): 81
門數(shù): 12000
電源電壓: 3 V ~ 3.6 V,4.75 V ~ 5.25 V
安裝類型: 表面貼裝
工作溫度: -40°C ~ 85°C
封裝/外殼: 100-TQFP
供應(yīng)商設(shè)備封裝: 100-VQFP(14x14)
SX Family FPGAs
1- 22
v3.2
Figure 1-13 Output Buffer Delays
Figure 1-14 AC Test Loads
To AC Test Loads (shown below)
PAD
D
E
TRIBUFF
In
50%
Out
V
OL
1.5 V
50%
1.5 V
En
50%
Out
V
OL
1.5 V
50%
10%
En
50%
Out
GND
1.5 V
50%
90%
t
DLH
t
DHL
t
ENZL
t
ENLZ
t
ENZH
t
ENHZ
V
OH
V
OH
GND
VCC
GND
V
CC
V
CC
V
CC
GND
Load 2
(used to measure
disable delays)
V
CC
GND
35 pF
R to VCC for tPLZ
R to GND for t
PHZ
R = 1 k
Ω
Load 1
(used to measure
propagation delay)
Load 2
(used to measure
enable delays)
35 pF
To Output
Under Test
V
CC
GND
35 pF
R to V
CC for tPLZ
R to GND for t
PHZ
R = 1 k
Ω
To Output
Under Test
To Output
Under Test
Figure 1-15 Input Buffer Delays
PAD
Y
INBUF
In
3 V
0 V
1.5 V
Out
GND
V
CC
50%
t
INY
1.5 V
50%
t
INY
Figure 1-16 C-Cell Delays
S
A
B
Y
S, A ,or B
Out
50%
t
PD
Out
50%
t
PD
tPD
t
PD
V
CC
GND
VCC
GND
V
CC
相關(guān)PDF資料
PDF描述
A54SX08-VQG100I IC FPGA SX 12K GATES 100-VQFP
A54SX08-1VQ100 IC FPGA SX 12K GATES 100-VQFP
A54SX08-1VQG100 IC FPGA SX 12K GATES 100-VQFP
A42MX16-PQG208 IC FPGA MX SGL CHIP 24K 208-PQFP
A42MX16-PQ208 IC FPGA MX SGL CHIP 24K 208-PQFP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
A54SX08-VQ100M 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Field Programmable Gate Array (FPGA)
A54SX08-VQ208 制造商:未知廠家 制造商全稱:未知廠家 功能描述:54SX Family FPGAs
A54SX08-VQ208I 制造商:未知廠家 制造商全稱:未知廠家 功能描述:54SX Family FPGAs
A54SX08-VQ208M 制造商:未知廠家 制造商全稱:未知廠家 功能描述:54SX Family FPGAs
A54SX08-VQ208PP 制造商:未知廠家 制造商全稱:未知廠家 功能描述:54SX Family FPGAs