
40MX and 42MX FPGA Families
v6.0
1-25
Parameter Measurement
Figure 1-21
Output Buffer Delays
Figure 1-22
AC Test Loads
To AC test loads (shown below)
PAD
D
E
TRIBUFF
In
50%
PAD
V
OL
1.5V
50%
V
OH
1.5V
E
50%
V
CCI
PAD
1.5V
V
OL
50%
10%
E
50%
PAD
GND
1.5V
50%
V
OH
90%
tENZL
tENLZ
tENZH
tENHZ
tDLH
tDHL
35 pF
Load 1
(Used to measure propagation delay)
To the output under test
To the output under test
Load 2
(Used to measure rising/falling edges)
V
CCI
GND
35 pF
CCI
for tPLZ/tPZL
R to V
R=1k
Figure 1-23
Input Buffer Delays
PAD
Y
INBUF
PAD
3V
0V
1.5V
Y
GND
50%
1.5V
V
CCI
50%
tINYL
tINYH
Figure 1-24
Module Delays
S
A
B
Y
S, A or B
Y
50%
t
PLH
Y
50%
50%
50%
50%
t
PHL
50%
PHL
t
PLH