參數(shù)資料
型號(hào): A42MX16-2BG100ES
廠商: Electronic Theatre Controls, Inc.
英文描述: 40MX and 42MX FPGA Families
中文描述: 40MX和42MX FPGA系列
文件頁(yè)數(shù): 104/120頁(yè)
文件大小: 854K
代理商: A42MX16-2BG100ES
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)當(dāng)前第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)
84
4958B–AUTO–11/10
Atmel ATA6285/ATA6286 [Preliminary]
3.13.5.3
Timer2 Output Modes
The modulator consists of a toggle flip-flop (T2), a synchronous serial interface (SSI) with control
page 86) and three external interface pins (T2O1, T2O2, SDIN). T2O1 and T2O2 are output pins
and SDIN is an input pin. The modulator has different modes, which can be selected with the
T2M[3..0] bits in the T2MRB register. Figure 3-31 shows a simplified schematic how the setting
of the T2M[3..0] bits affects the functionality of the I/O ports. Only the parts of the general I/O
port control registers (DDR and Port) that are affected by the T2M[3..0] bits are shown. The Fig-
ure 3-31 shows the Timer2 modulator stage.
Figure 3-31. Timer2 Modulator Stage
Signal description (internal signals):
CLK
T2
Timer/counter2 stage clock output
SI
SSI serial data input
M2
Output signal of the T2 (toggle flip-flop)
SDIN
External serial data input
SCLK
SSI shift clock output
SO
SSI serial data output
T2RXD
SSI receive buffer full interrupt
T2TXD
SSI transmit buffer empty interrupt
T2TXC
SSI transmit complete interrupt
Receive Buffer (RXB)
T2
D
ATA
B
U
S
T2TOP
DDR
Control
Port
DDR
Port
T2TXB
T2TXC
T2RXB
PD5/T2O1
SSI
SO
SLK
M2
SI
T2M(3...0)
8-bit SR
T2MDR
T2IMR
T2IFR
T2MRB
Transmit Buffer (TXB)
T2M(3...0),
T2TOP
Q
D
Q
D
Q
D
Q
D
Q
D
Q
D
CLKI/O
CLKT2
PD6/T2O2
PD7/SDIN
相關(guān)PDF資料
PDF描述
A42MX24-2BG100ES Proximity Sensor; Sensor Input Type:Inductive; Sensing Range Max:30mm; Sensor Output Type:NPN Transistor; Leaded Process Compatible:No; Peak Reflow Compatible (260 C):No; Sensing Face Diameter:30mm; Sensor Housing:Barrel
A42MX36-2BG100ES 40MX and 42MX FPGA Families
A42MX02-2BG100I 40MX and 42MX FPGA Families
A42MX04-2BG100I 40MX and 42MX FPGA Families
A42MX09-2BG100I 40MX and 42MX FPGA Families
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
A42MX16-2BG100I 制造商:未知廠家 制造商全稱:未知廠家 功能描述:40MX and 42MX FPGA Families
A42MX16-2BG100M 制造商:未知廠家 制造商全稱:未知廠家 功能描述:40MX and 42MX FPGA Families
A42MX16-2CQ100 制造商:未知廠家 制造商全稱:未知廠家 功能描述:40MX and 42MX FPGA Families
A42MX16-2CQ100A 制造商:未知廠家 制造商全稱:未知廠家 功能描述:40MX and 42MX FPGA Families
A42MX16-2CQ100B 制造商:未知廠家 制造商全稱:未知廠家 功能描述:40MX and 42MX FPGA Families