- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄352477 > A42MX16-2BG100B (Electronic Theatre Controls, Inc.) 40MX and 42MX FPGA Families PDF資料下載
參數(shù)資料
| 型號(hào)： | A42MX16-2BG100B |
| 廠商： | Electronic Theatre Controls, Inc. |
| 英文描述： | 40MX and 42MX FPGA Families |
| 中文描述： | 40MX和42MX FPGA系列 |
| 文件頁(yè)數(shù)： | 51/120頁(yè) |
| 文件大小： | 854K |
| 代理商： | A42MX16-2BG100B |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)當(dāng)前第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)
36
4958B–AUTO–11/10
Atmel ATA6285/ATA6286 [Preliminary]
3.7.7
System Clock Prescaler (CLK)
The Atmel
ATA6289 has a system clock prescaler (Figure 3-14 on page 38), and the system
clock can be divided by setting the CLKPR register, see Section 3.7.8.1 “Clock Prescaler Regis-
ter – CLPR” on page 37. This feature can be used to decrease the system clock frequency and
the power consumption when the requirement for processing power is low. The input clock (CL)
for the prescaler is selectable by the Clock Module Unit, and it will affect the clock frequency of
the CPU and all synchronous peripherals. CLK
I/O, CLKCPU, and CLKFlash are divided by a factor
as shown in Table 3-10 on page 37.
When switching between prescaler settings, the System Clock Prescaler ensures that no
glitches occur in the clock system. It also ensures that no intermediate frequency is higher than
neither the clock frequency corresponding to the previous setting, nor the clock frequency corre-
sponding to the new setting. The ripple-counter that implements the prescaler runs at the
frequency of the undivided clock, which may be faster than the CPU's clock frequency. Hence, it
is not possible to determine the state of the prescaler - even if it were readable, and the exact
time it takes to switch from one clock division to the other cannot be exactly predicted. To avoid
unintentional changes of clock frequency, a special write procedure must be followed to change
the CLKPS[2..0] bits:
1.
Write the Clock Prescaler Change Enable (CLPCE) bit to one and all other bits in
CLKPR to zero.
2.
Within four cycles, write the desired value to CLKPS[2..0] while writing a zero to
CLPCE.
Interrupts must be disabled when changing prescaler setting to make sure the write procedure is
not interrupted.
3.7.8
Timer Clock Prescaler (CLT)
The Atmel ATA6289 has a timer clock prescaler (Figure 3-14 on page 38), and the timer clock
can be divided by setting the CLKPR register, refer to Section 3.7.8.1 “Clock Prescaler Register
– CLPR” on page 37. This feature can be used to decrease the timer clock frequency. The input
clock (CL) for the prescaler is selectable by the Clock Module Unit, and it will affect the clock fre-
quency of the Timers are divided by a factor as shown in Table 3-9 on page 37. When switching
between prescaler settings, the Timer Clock Prescaler ensures that no glitches occur in the
clock system. It also ensures that no intermediate frequency is higher than neither the clock fre-
quency corresponding to the previous setting, nor the clock frequency corresponding to the new
setting. The ripple-counter that implements the prescaler runs at the frequency of the undivided
clock, which may be faster than the Timer's clock frequency. Hence, it is not possible to deter-
mine the state of the prescaler - even if it were readable, and the exact time it takes to switch
from one clock division to the other cannot be exactly predicted. To avoid unintentional changes
of clock frequency, a special write procedure must be followed to change the CLTPS[2..0] bits:
1.
Write the Clock Prescaler Change Enable (CLPCE) bit to one and all other bits in
CLKPR to zero.
2.
Within four cycles, write the desired value to CLTPS[2..0] while writing a zero to
CLPCE.
Interrupts must be disabled when changing prescaler setting to make sure the write procedure is
not interrupted.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| A42MX24-2BG100B | Proximity Sensor; Sensor Input Type:Inductive; Sensing Range Max:30mm; Sensor Output Type:NPN Transistor; Leaded Process Compatible:No; Peak Reflow Compatible (260 C):No; Sensing Face Diameter:30mm; Sensor Housing:Barrel |
| A42MX36-2BG100B | 40MX and 42MX FPGA Families |
| A42MX02-2BG100ES | Proximity Sensor; Sensor Input Type:Inductive; Sensing Range Max:30mm; Sensor Output Type:NPN Transistor; Leaded Process Compatible:No; Peak Reflow Compatible (260 C):No; Sensing Face Diameter:30mm; Sensor Housing:Barrel |
| A42MX04-2BG100ES | 40MX and 42MX FPGA Families |
| A42MX09-2BG100ES | Proximity Sensor; Sensor Input Type:Inductive; Sensing Range Max:30mm; Sensor Output Type:NPN Transistor; Leaded Process Compatible:No; Peak Reflow Compatible (260 C):No; Sensing Face Diameter:30mm; Sensor Housing:Barrel |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| A42MX16-2BG100ES | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:40MX and 42MX FPGA Families |
| A42MX16-2BG100I | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:40MX and 42MX FPGA Families |
| A42MX16-2BG100M | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:40MX and 42MX FPGA Families |
| A42MX16-2CQ100 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:40MX and 42MX FPGA Families |
| A42MX16-2CQ100A | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:40MX and 42MX FPGA Families |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。