參數(shù)資料
型號: A42MX16-1PQ100ES
廠商: Electronic Theatre Controls, Inc.
英文描述: TRANSF 600 SPLIT SEC .90MA TEL
中文描述: 40MX和42MX FPGA系列
文件頁數(shù): 37/120頁
文件大?。?/td> 854K
代理商: A42MX16-1PQ100ES
23
4958B–AUTO–11/10
Atmel ATA6285/ATA6286 [Preliminary]
3.6.5.1
EEPROM Read/Write Access
The EEPROM Address Registers are accessible in the I/O space. The write access time for the
EEPROM is given in Table 3-1 on page 24. A self-timing function, however, lets the user soft-
ware detect when the next byte can be written. If the user code contains instructions that write
the EEPROM, some precautions must be taken. In heavily filtered power supplies, VCC is likely
to rise or fall slowly on power-up/down. This causes the device for some period of time to run at
a voltage lower than specified as minimum for the clock frequency used. See Section 3.6.5.5
“Preventing EEPROM Corruption” on page 27 for details on how to avoid problems in these
situations.
In order to prevent unintentional EEPROM writes, a specific write procedure must be followed.
When the EEPROM is read, the CPU is halted for four clock cycles before the next instruction is
executed. When the EEPROM is written, the CPU is halted for two clock cycles before the next
instruction is executed.
3.6.5.2
The EEPROM Address Register - EEARH, EEARL
Bits 15..9 - Res: Reserved Bits
These bits are reserved bits in the ATA6289 and will always read as zero.
Bits 8..0 - EEAR7..0: EEPROM Address
The EEPROM Address Register - EEAR specify the EEPROM address in the 320(256) bytes
EEPROM space. The EEPROM data bytes are addressed linearly between 0 and 319(255). The
initial value of EEAR is undefined. A proper value must be written before the EEPROM may be
accessed.
3.6.5.3
The EEPROM Data Register – EEDR
Bits 7..0 - EEDR7.0: EEPROM Data
For the EEPROM write operation, the EEDR Register contains the data to be written to the
EEPROM in the address given by the EEAR Register. For the EEPROM read operation, the
EEDR contains the data read out from the EEPROM at the address given by EEAR.
Bit
15
14
13
12
11
10
9
8
-------
EEAR8
EEARH
EEAR[7..0]
EEARL
Bit
76543210
Read/Write
RRRRR
RR
R/W
Initial Value
XXXXXXX
X
Bit
76543210
EEDR[7..0]
EEDR
Read/Write
R/W
Initial Value
00000000
相關(guān)PDF資料
PDF描述
A42MX09-1TQ100B 40MX and 42MX FPGA Families
A42MX16-1TQ100B 40MX and 42MX FPGA Families
A42MX24-1TQ100B XFRMR PWR 20.0VCT 1.25A QC .187
A42MX02-1TQ100ES XFRMR PWR 20.0VCT 2.2A QC .187
A42MX04-1TQ100ES Power Transformer; Series:VPS; Supply Voltage:115V; Output Voltage:20V; Power Rating:80VA; Mounting Type:Chassis RoHS Compliant: Yes
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
A42MX16-1PQ100I 功能描述:IC FPGA MX SGL CHIP 24K 100-PQFP RoHS:否 類別:集成電路 (IC) >> 嵌入式 - FPGA(現(xiàn)場可編程門陣列) 系列:MX 標準包裝:40 系列:SX-A LAB/CLB數(shù):6036 邏輯元件/單元數(shù):- RAM 位總計:- 輸入/輸出數(shù):360 門數(shù):108000 電源電壓:2.25 V ~ 5.25 V 安裝類型:表面貼裝 工作溫度:0°C ~ 70°C 封裝/外殼:484-BGA 供應(yīng)商設(shè)備封裝:484-FPBGA(27X27)
A42MX16-1PQ100M 制造商:Microsemi Corporation 功能描述:FPGA 24K GATES 608 CELLS 119MHZ/198MHZ 0.45UM 3.3V/5V 100PQF - Trays 制造商:Microsemi Corporation 功能描述:IC FPGA 83 I/O 100PQFP 制造商:Microsemi Corporation 功能描述:IC FPGA MX SGL CHIP 24K 100-PQFP
A42MX16-1PQ160 功能描述:IC FPGA MX SGL CHIP 24K 160-PQFP RoHS:否 類別:集成電路 (IC) >> 嵌入式 - FPGA(現(xiàn)場可編程門陣列) 系列:MX 標準包裝:40 系列:SX-A LAB/CLB數(shù):6036 邏輯元件/單元數(shù):- RAM 位總計:- 輸入/輸出數(shù):360 門數(shù):108000 電源電壓:2.25 V ~ 5.25 V 安裝類型:表面貼裝 工作溫度:0°C ~ 70°C 封裝/外殼:484-BGA 供應(yīng)商設(shè)備封裝:484-FPBGA(27X27)
A42MX16-1PQ160I 功能描述:IC FPGA MX SGL CHIP 24K 160-PQFP RoHS:否 類別:集成電路 (IC) >> 嵌入式 - FPGA(現(xiàn)場可編程門陣列) 系列:MX 標準包裝:40 系列:SX-A LAB/CLB數(shù):6036 邏輯元件/單元數(shù):- RAM 位總計:- 輸入/輸出數(shù):360 門數(shù):108000 電源電壓:2.25 V ~ 5.25 V 安裝類型:表面貼裝 工作溫度:0°C ~ 70°C 封裝/外殼:484-BGA 供應(yīng)商設(shè)備封裝:484-FPBGA(27X27)
A42MX16-1PQ160M 制造商:Microsemi Corporation 功能描述:FPGA 24K GATES 608 CELLS 119MHZ/198MHZ 0.45UM 3.3V/5V 160PQF - Trays 制造商:Microsemi Corporation 功能描述:IC FPGA 125 I/O 160PQFP