- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄352479 > A42MX16-1PQ100ES (Electronic Theatre Controls, Inc.) TRANSF 600 SPLIT SEC .90MA TEL PDF資料下載
參數(shù)資料
| 型號(hào)： | A42MX16-1PQ100ES |
| 廠商： | Electronic Theatre Controls, Inc. |
| 英文描述： | TRANSF 600 SPLIT SEC .90MA TEL |
| 中文描述： | 40MX和42MX FPGA系列 |
| 文件頁數(shù)： | 17/120頁 |
| 文件大小： | 854K |
| 代理商： | A42MX16-1PQ100ES |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁當(dāng)前第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁
113
4958B–AUTO–11/10
Atmel ATA6285/ATA6286 [Preliminary]
The interconnection between Master and Slave CPU with the SPI is shown in Figure 3-53. The
system consists of two shift registers, and a master clock generator. The SPI master initiates the
communication cycle when pulling low the Slave Select SS - pin of the desired Slave. Master
and Slave prepare the data to be sent in their respective shift Registers, and the Master gener-
ates the required clock pulses on the SCK line to interchange data. Data is always shifted from
Master to Slave on the Master Out - Slave In line or MOSI line, and from Slave to Master on the
Master In, Slave Out or MISO line. After each data package, the Master will synchronize the
Slave by pulling high the Slave Select, SS - line.
When configured as a Master, the SPI interface has no automatic control of the SS - line. This
must be handled by user software before communication can start. When this is done, writing a
byte to the SPI Data Register starts the SPI clock generator, and the hardware shifts the eight
bits into the Slave. After shifting one byte, the SPI clock generator stops, setting the end of
Transmission Flag (SPIF) in the SPI Status Register (SPSR). If the SPI Interrupt Enable bit
(SPIE) in the SPCR Register is set, an interrupt is requested. The Master may continue to shift
the next byte by writing it into SPDR, or signal the end of packet by pulling high the Slave Select,
SS - line. The last incoming byte will be kept in the Buffer Register for later use. When config-
ured as a Slave, the SPI interface will remain sleeping with MISO tri-stated as long as the SS -
pin is driven high. In that state, software may update the contents of the SPI Data Register,
SPDR Register, but the data will not be shifted out by incoming clock pulses on the SCK pin until
the SS - pin is driven low. If one byte has been completely shifted, the end of Transmission Flag,
SPIF is set. If the SPI Interrupt Enable bit, SPIE, in the SPCR Register is set, an interrupt is
requested. The Slave may continue to place new data to be sent into SPDR before reading the
incoming data. The last incoming byte will be kept in the Buffer Register for later use.
Figure 3-53. Master-slave Interconnection
The system is single buffered in the transmit direction and double buffered in the receive direc-
tion. This means that bytes to be transmitted cannot be written to the SPI Data Register (SPDR)
before the entire shift cycle is completed. When receiving data, however, a received character
must be read from the SPI Data Register before the next character has been completely shifted
in. Otherwise, the first byte is lost.
In SPI Slave mode, the control logic will sample the incoming signal of the SCK pin. To ensure
correct sampling of the clock signal, the frequency of the SPI clock should never exceed f
osc/4.
LSB
SLAVE
MSB
8 Bit Shift Register
LSB
Shift
Enable
MSTR
MASTER
MSB
SS
SCK
SS
SCK
MOSI
MISO
8 Bit Shift Register
SPI
Clock Generator
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| A42MX09-1TQ100B | 40MX and 42MX FPGA Families |
| A42MX16-1TQ100B | 40MX and 42MX FPGA Families |
| A42MX24-1TQ100B | XFRMR PWR 20.0VCT 1.25A QC .187 |
| A42MX02-1TQ100ES | XFRMR PWR 20.0VCT 2.2A QC .187 |
| A42MX04-1TQ100ES | Power Transformer; Series:VPS; Supply Voltage:115V; Output Voltage:20V; Power Rating:80VA; Mounting Type:Chassis RoHS Compliant: Yes |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| A42MX16-1PQ100I | 功能描述:IC FPGA MX SGL CHIP 24K 100-PQFP RoHS:否 類別:集成電路 (IC) >> 嵌入式 - FPGA（現(xiàn)場可編程門陣列） 系列:MX 標(biāo)準(zhǔn)包裝:40 系列:SX-A LAB/CLB數(shù):6036 邏輯元件/單元數(shù):- RAM 位總計(jì):- 輸入/輸出數(shù):360 門數(shù):108000 電源電壓:2.25 V ~ 5.25 V 安裝類型:表面貼裝 工作溫度:0°C ~ 70°C 封裝/外殼:484-BGA 供應(yīng)商設(shè)備封裝:484-FPBGA（27X27） |
| A42MX16-1PQ100M | 制造商:Microsemi Corporation 功能描述:FPGA 24K GATES 608 CELLS 119MHZ/198MHZ 0.45UM 3.3V/5V 100PQF - Trays 制造商:Microsemi Corporation 功能描述:IC FPGA 83 I/O 100PQFP 制造商:Microsemi Corporation 功能描述:IC FPGA MX SGL CHIP 24K 100-PQFP |
| A42MX16-1PQ160 | 功能描述:IC FPGA MX SGL CHIP 24K 160-PQFP RoHS:否 類別:集成電路 (IC) >> 嵌入式 - FPGA（現(xiàn)場可編程門陣列） 系列:MX 標(biāo)準(zhǔn)包裝:40 系列:SX-A LAB/CLB數(shù):6036 邏輯元件/單元數(shù):- RAM 位總計(jì):- 輸入/輸出數(shù):360 門數(shù):108000 電源電壓:2.25 V ~ 5.25 V 安裝類型:表面貼裝 工作溫度:0°C ~ 70°C 封裝/外殼:484-BGA 供應(yīng)商設(shè)備封裝:484-FPBGA（27X27） |
| A42MX16-1PQ160I | 功能描述:IC FPGA MX SGL CHIP 24K 160-PQFP RoHS:否 類別:集成電路 (IC) >> 嵌入式 - FPGA（現(xiàn)場可編程門陣列） 系列:MX 標(biāo)準(zhǔn)包裝:40 系列:SX-A LAB/CLB數(shù):6036 邏輯元件/單元數(shù):- RAM 位總計(jì):- 輸入/輸出數(shù):360 門數(shù):108000 電源電壓:2.25 V ~ 5.25 V 安裝類型:表面貼裝 工作溫度:0°C ~ 70°C 封裝/外殼:484-BGA 供應(yīng)商設(shè)備封裝:484-FPBGA（27X27） |
| A42MX16-1PQ160M | 制造商:Microsemi Corporation 功能描述:FPGA 24K GATES 608 CELLS 119MHZ/198MHZ 0.45UM 3.3V/5V 160PQF - Trays 制造商:Microsemi Corporation 功能描述:IC FPGA 125 I/O 160PQFP |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。