參數(shù)資料
型號: A42MX16-1BG100A
廠商: Electronic Theatre Controls, Inc.
元件分類: LED驅(qū)動(dòng)器
英文描述: LED Driver IC; Output Current Max:200mA; Supply Voltage Max:7V; Package/Case:10-MLP; Output Current:200mA; Output Voltage:4.75V; Leaded Process Compatible:Yes; Operating Temp. Max:85 C; Operating Temp. Min:-40 C
中文描述: 40MX和42MX FPGA系列
文件頁數(shù): 35/120頁
文件大小: 854K
代理商: A42MX16-1BG100A
21
4958B–AUTO–11/10
Atmel ATA6285/ATA6286 [Preliminary]
Figure 3-9.
On-chip Data SRAM Access Cycles
3.6.3
I/O Memory
The I/O space definition of the ATA6289 is shown in Section 3.21.6 “Register Summary” on
page 181. All ATA6289 I/Os and peripherals are placed in the I/O space. All I/O locations may
be accessed by the LD/LDS/LDD and ST/STS/STD instructions, transferring data between the
32 general purpose working registers and the I/O space. I/O Registers within the address range
0x00 - 0x1F are directly bit-accessible using the SBI and CBI instructions. In these registers, the
value of single bits can be checked by using the SBIS and SBIC instructions. Refer to Section
3.22 “Instruction Set Summary” on page 184 for more details. When using the I/O specific com-
mands IN and OUT, the I/O addresses 0x00 - 0x3F must be used. When addressing I/O
Registers as data space using LD and ST instructions, 0x20 must be added to these addresses.
The ATA6289 is a complex microcontroller with more peripheral units than can be supported
within the 64 location reserved in Opcode for the IN and OUT instructions. For the Extended I/O
space from 0x60 - 0xFF in SRAM, only the ST/STS/STD and LD/LDS/LDD instructions can be
used. For compatibility with future devices, reserved bits should be written to zero if accessed.
Reserved I/O memory addresses should never be written.
Some of the Status Flags are cleared by writing a logical one to them. Note that, unlike most
other Atmel AVRs, the CBI and SBI instructions will only operate on the specified bit, and can
therefore be used on registers containing such Status Flags. The CBI and SBI instructions work
with registers 0x00 to 0x1F only.
The I/O and peripherals control registers are explained in later sections.
3.6.4
General Purpose I/O Registers
The Atmel ATA6289 contains three General Purpose I/O Registers. These registers can be
used for storing any information, and they are particularly useful for storing global variables and
Status Flags. General Purpose I/O Registers within the address range 0x00 - 0x1F are directly
bit-accessible using the SBI, CBI, SBIS, and SBIC instructions.
clkCPU
T1
Data
RD
WR
Address valid
Compute Address
Next Instruction
Write
Read
Memory Access Instruction
Address
T2
T3
相關(guān)PDF資料
PDF描述
A42MX16-1BG100B IC CHARGE PUMP FLASH LED 10-MLP
A42MX16-1BG100ES Controller IC; Package/Case:16-MLP; Supply Voltage Max:14V; Leaded Process Compatible:Yes; Operating Temp. Max:85 C; Operating Temp. Min:-40 C; Output Voltage Max:6V; Packaging:Cut Tape; Peak Reflow Compatible (260 C):Yes RoHS Compliant: Yes
A42MX16-1BG100I Controller IC; Leaded Process Compatible:No; Peak Reflow Compatible (260 C):No
A42MX16-1BG100M Controller IC; Leaded Process Compatible:Yes; Peak Reflow Compatible (260 C):Yes
A42MX16-1CQ100 Controller IC; Leaded Process Compatible:No; Peak Reflow Compatible (260 C):No
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
A42MX16-1BG100B 制造商:未知廠家 制造商全稱:未知廠家 功能描述:40MX and 42MX FPGA Families
A42MX16-1BG100ES 制造商:ACTEL 制造商全稱:Actel Corporation 功能描述:40MX and 42MX FPGA Families
A42MX16-1BG100I 制造商:未知廠家 制造商全稱:未知廠家 功能描述:40MX and 42MX FPGA Families
A42MX16-1BG100M 制造商:ACTEL 制造商全稱:Actel Corporation 功能描述:40MX and 42MX FPGA Families
A42MX16-1CQ100 制造商:未知廠家 制造商全稱:未知廠家 功能描述:40MX and 42MX FPGA Families