Revision 13 2-29 2.5 V LVCMOS Low-Voltage CMOS for 2.5 V is an extension of the LVCMOS standard (JESD8-5) used" />
參數(shù)資料
型號: A3PE600-2FG256
廠商: Microsemi SoC
文件頁數(shù): 101/162頁
文件大?。?/td> 0K
描述: IC FPGA 600000 GATES 256-FBGA
標(biāo)準(zhǔn)包裝: 90
系列: ProASIC3E
RAM 位總計: 110592
輸入/輸出數(shù): 165
門數(shù): 600000
電源電壓: 1.425 V ~ 1.575 V
安裝類型: 表面貼裝
工作溫度: 0°C ~ 70°C
封裝/外殼: 256-LBGA
供應(yīng)商設(shè)備封裝: 256-FPBGA(17x17)
ProASIC3E Flash Family FPGAs
Revision 13
2-29
2.5 V LVCMOS
Low-Voltage CMOS for 2.5 V is an extension of the LVCMOS standard (JESD8-5) used for general-
purpose 2.5 V applications.
Table 2-33 Minimum and Maximum DC Input and Output Levels
2.5 V
LVCMOS
VIL
VIH
VOL
VOH
IOL IOH
IOSL
IOSH
IIL1 IIH2
Drive
Strength
Min.
V
Max.
V
Min.
V
Max.
V
Max.,
V
Min.
VmA mA
Max.
mA3
Max.
mA3
A4 A4
4 mA
–0.3
0.7
1.7
3.6
0.7
1.7
4
18
16
10
8 mA
–0.3
0.7
1.7
3.6
0.7
1.7
8
37
32
10
12 mA
–0.3
0.7
1.7
3.6
0.7
1.7
12 12
74
65
10
16 mA
–0.3
0.7
1.7
3.6
0.7
1.7
16 16
87
83
10
24 mA
–0.3
0.7
1.7
3.6
0.7
1.7
24 24
124
169
10
Notes:
1. IIL is the input leakage current per I/O pin over recommended operation conditions where –0.3 V < VIN < VIL.
2. IIH is the input leakage current per I/O pin over recommended operating conditions VIH < VIN < VCCI. Input current is
larger when operating outside recommended ranges.
3. Currents are measured at high temperature (100°C junction temperature) and maximum voltage.
4. Currents are measured at 85°C junction temperature.
5. Software default selection highlighted in gray.
Figure 2-8 AC Loading
Table 2-34 AC Waveforms, Measuring Points, and Capacitive Loads
Input Low (V)
Input High (V)
Measuring Point* (V)
VREF (typ.) (V)
CLOAD (pF)
0
2.5
1.2
35
Note: *Measuring point = Vtrip. See Table 2-15 on page 2-18 for a complete table of trip points.
Test Point
Enable Path
Datapath
35 pF
R = 1 k
R to VCCI for tLZ / tZL / tZLS
R to GND for tHZ / tZH / tZHS
35 pF for tZH / tZHS / tZL / tZLS
35 pF for tHZ / tLZ
相關(guān)PDF資料
PDF描述
A3PE600-FG484 IC FPGA 600000 GATES 484-FBGA
RSC50DRYN-S734 CONN EDGECARD 100PS DIP .100 SLD
RMC50DRYN-S734 CONN EDGECARD 100PS DIP .100 SLD
RSC50DRYH-S734 CONN EDGECARD 100PS DIP .100 SLD
RMC50DRYH-S734 CONN EDGECARD 100PS DIP .100 SLD
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
A3PE600-2FG256I 功能描述:IC FPGA 600000 GATES 256-FBGA RoHS:否 類別:集成電路 (IC) >> 嵌入式 - FPGA(現(xiàn)場可編程門陣列) 系列:ProASIC3E 標(biāo)準(zhǔn)包裝:40 系列:SX-A LAB/CLB數(shù):6036 邏輯元件/單元數(shù):- RAM 位總計:- 輸入/輸出數(shù):360 門數(shù):108000 電源電壓:2.25 V ~ 5.25 V 安裝類型:表面貼裝 工作溫度:0°C ~ 70°C 封裝/外殼:484-BGA 供應(yīng)商設(shè)備封裝:484-FPBGA(27X27)
A3PE600-2FG484 功能描述:IC FPGA 600000 GATES 484-FBGA RoHS:否 類別:集成電路 (IC) >> 嵌入式 - FPGA(現(xiàn)場可編程門陣列) 系列:ProASIC3E 標(biāo)準(zhǔn)包裝:90 系列:ProASIC3 LAB/CLB數(shù):- 邏輯元件/單元數(shù):- RAM 位總計:36864 輸入/輸出數(shù):157 門數(shù):250000 電源電壓:1.425 V ~ 1.575 V 安裝類型:表面貼裝 工作溫度:-40°C ~ 125°C 封裝/外殼:256-LBGA 供應(yīng)商設(shè)備封裝:256-FPBGA(17x17)
A3PE600-2FG484I 功能描述:IC FPGA 600000 GATES 484-FBGA RoHS:否 類別:集成電路 (IC) >> 嵌入式 - FPGA(現(xiàn)場可編程門陣列) 系列:ProASIC3E 標(biāo)準(zhǔn)包裝:40 系列:SX-A LAB/CLB數(shù):6036 邏輯元件/單元數(shù):- RAM 位總計:- 輸入/輸出數(shù):360 門數(shù):108000 電源電壓:2.25 V ~ 5.25 V 安裝類型:表面貼裝 工作溫度:0°C ~ 70°C 封裝/外殼:484-BGA 供應(yīng)商設(shè)備封裝:484-FPBGA(27X27)
A3PE600-2FG896 制造商:ACTEL 制造商全稱:Actel Corporation 功能描述:ProASIC3E Flash Family FPGAs
A3PE600-2FG896ES 制造商:ACTEL 制造商全稱:Actel Corporation 功能描述:ProASIC3E Flash Family FPGAs