ProASIC3L Low Power Flash FPGAs
Revision 13
2-139
Table 2-215 RAM4K9 – Applies to 1.2 V DC Core Voltage
Commercial-Case Conditions: TJ = 70°C, Worst-Case VCC = 1.14 V
Parameter
Description
–1
Std. Units
tAS
Address setup time
0.33 0.39
ns
tAH
Address hold time
0.00 0.00
ns
tENS
REN, WEN setup time
0.19 0.22
ns
tENH
REN, WEN hold time
0.13 0.15
ns
tBKS
BLK setup time
0.31 0.36
ns
tBKH
BLK hold time
0.02 0.03
ns
tDS
Input data (DIN) setup time
0.24 0.29
ns
tDH
Input data (DIN) hold time
0.00 0.00
ns
tCKQ1
Clock High to new data valid on DOUT (output retained, WMODE = 0)
2.38 2.80
ns
Clock High to new data valid on DOUT (flow-through, WMODE = 1)
3.14 3.69
ns
tCKQ2
Clock High to new data valid on DOUT (pipelined)
1.19 1.40
ns
tC2CWWL1
Address collision clk-to-clk delay for reliable write after write on same address –
applicable to closing edge
0.25 0.30
ns
tC2CRWH1
Address collision clk-to-clk delay for reliable read access after write on same
address – applicable to opening edge
0.27 0.32
ns
tC2CWRH1
Address collision clk-to-clk delay for reliable write access after read on same
address – applicable to opening edge
0.37 0.44
ns
tRSTBQ
RESET Low to data out Low on DOUT (flow-through)
1.23 1.45
ns
RESET Low to data out Low on DOUT (pipelined)
1.23 1.45
ns
tREMRSTB
RESET removal
0.38 0.45
ns
tRECRSTB
RESET recovery
2.00 2.35
ns
tMPWRSTB RESET minimum pulse width
0.63 0.72
ns
tCYC
Clock cycle time
5.75 6.61
ns
FMAX
Maximum frequency
174 151 MHz
Notes:
2. For specific junction temperature and voltage supply levels, refer to Table 2-6 on page 2-7 for derating values.