參數(shù)資料
型號(hào)： A1351LKTTN-T
廠商： Allegro Microsystems Inc
文件頁(yè)數(shù)： 9/24頁(yè)
文件大?。?/td> 663K
描述： IC SENSOR HALL EFFECT 4-SIP
產(chǎn)品培訓(xùn)模塊： Current Sensor
標(biāo)準(zhǔn)包裝： 1
傳感范圍： 0.055% ~ 0.095% DC/G
類型： 線性 - 單極，雙極
電源電壓： 4.5 V ~ 5.5 V
電流 - 電源： 10mA
電流 - 輸出（最大）： 1mA
輸出類型： 數(shù)字，推挽式
特點(diǎn)： 高精度
工作溫度： -40°C ~ 125°C
封裝/外殼： 4-SIP
供應(yīng)商設(shè)備封裝： 4-SIP
包裝： 標(biāo)準(zhǔn)包裝
產(chǎn)品目錄頁(yè)面： 1139 (CN2011-ZH PDF)
其它名稱： 620-1228-6
A1351
High Precision Linear Hall Effect Sensor IC
 with a Push/Pull, Pulse Width Modulated Output
8
Allegro MicroSystems, Inc.
115 Northeast Cutoff
Worcester, Massachusetts 01615-0036 U.S.A.
1.508.853.5000; www.allegromicro.com
Characteristic Definitions
Power-On Time When the supply is ramped to its operating 
voltage, the device requires a finite time to power its internal
components before supplying a valid PWM output duty cycle.
Power-On Time, t
PO
, is defined as: the time it takes for the output
voltage to settle within ?% D of its steady state value with no
applied magnetic field, after the power supply has reached its
minimum specified operating voltage, V
CC
(min).
Response Time The time interval between a) when the applied 
magnetic field reaches 90% of its final value, and b) when the
device reaches 90% of its output corresponding to the applied
magnetic field.
Settling Time After Removal of Overload Magnetic Field The 
pulse width modulated output, PWMOUT, of the Hall element
requires a finite time to recover from an overload magnetic field.
The amount of time, t
SETTLE
, the device takes to recover from
the overload is defined as: the time it takes for the quiescent Hall
output duty cycle, D
OUT(Q)
, to settle to within ?% D of its steady
state value after the overload field has fallen below 100 G. For
this specification the overload field should step from 5000 G to
0 G in less than 1ms.
Quiescent Voltage Output In the quiescent state (no significant 
magnetic field: B = 0 G), the output duty cycle, D
(Q)
, equals a
specific programmed duty cycle throughout the entire operating
ranges of V
CC
 and ambient temperature, T
A
.
Guaranteed Quiescent Duty Cycle Output Range The quies-
cent duty cycle output, D
(Q)
, can be programmed around its nomi-
nal value of 50% D or 10% D, within the guaranteed quiescent
duty cycle range limits: D
(Q)
(min) and D
(Q)
(max). The available
guaranteed programming range for D
(Q)
 falls within the distribu-
tions of the initial, D
(Q)init
, and the maximum programming code
for setting D
(Q)
, as shown in the following diagram.
D
(Q)
(max)
D
(Q)
(min)
D
(Q)init
(typ)
Guaranteed D
(Q)
 
Programming
Range
Max Code D
(Q)
Distribution
Initial D
(Q)
Distribution
Average Quiescent Voltage Output Step Size The average 
quiescent duty cycle output step size for a single device is deter-
mined using the following calculation:
 
D
(Q)maxcode
D
(Q)init
2
n
1
Step
D(Q)
=
.
 
(1)
where:
 n is the number of available programming bits in the trim range,
 2
n
1 is the value of the maximum programming code in the
range, and
 D
(Q)maxcode
 is the quiescent duty cycle output at code 2
n
1.
Quiescent Duty Cycle Output Programming Resolution The 
programming resolution for any device is half of its programming
step size. Therefore, the typical programming resolution will be:
 
Err
PGD(Q)
(typ)
=0.5 ?/SPAN> Step
D(Q)
(typ)
.
 
(2)
Quiescent Duty Cycle Output Drift Through Temperature
Range Due to internal component tolerances and thermal consid-
erations, the quiescent duty cycle output, D
(Q)
, may drift from its
nominal value over the operating ambient temperature, T
A
. For
purposes of specification, the Quiescent Duty Cycle Output Drift
Through Temperature Range, D
(Q)
 (%D), is defined as:
 
D
(Q)
D
(Q)(TA)
 D
(Q)(25癈)
=
.
 
(3)
D
(Q)
should be calculated using the actual measured values of
D
(Q)(TA)
and D
(Q)(25癈)
 rather than programming target values.
Sensitivity The presence of a south polarity magnetic field, 
perpendicular to the branded surface of the package face,
increases the output duty cycle from its quiescent value toward
the maximum duty cycle limit. The amount of the output duty
cycle increase is proportional to the magnitude of the magnetic
field applied. Conversely, the application of a north polarity
field decreases the output duty cycle from its quiescent value.
This proportionality is specified as the magnetic sensitivity, Sens
(%D/G), of the device, and it is defined for bipolar devices as:
 
D
(BPOS)
 D
(BNEG)
BPOS  BNEG
Sens
=
,
 
(4)
相關(guān)PDF資料
PDF描述
A1354KKT-T IC SENSOR HALL EFFECT 4-SIP
A1356LKB-T IC SENSOR HALL EFFECT 3 SIP
A1361LKTTN-T IC HALL EFFECT SENSOR LN 4-SIP
A1374EKB-T IC SENSOR HALL EFFECT PREC 3-SIP
A1422LK IC SENSOR HALL EFFECT AC 4-SIP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
A1352-035 制造商:AVX Corporation 功能描述:
A1352-037 制造商:AVX Corporation 功能描述:
A13532-43N 制造商:Harris Corporation 功能描述:
A1354 制造商:ALLEGRO 制造商全稱:Allegro MicroSystems 功能描述:High Precision 2-Wire Linear Hall Effect Sensor IC with Pulse Width Modulated Output
A13546-000 制造商:TE Connectivity 功能描述:VARISTOR 680V 20MM RADIAL 制造商:TE Connectivity 功能描述:VARISTOR 680V 10KA DISC 20MM 制造商:TE CONNECTIVITY RAYCHEM-POLYSWITCH 功能描述:Var MOV 420VAC 560VDC 10000A 680V Thru-Hole Bulk
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*