(W or s t - C as e M i l i t a r y Cond i t i o n s , V <" />
參數(shù)資料
型號: A10V20B-PLG84C
廠商: Microsemi SoC
文件頁數(shù): 20/98頁
文件大?。?/td> 0K
描述: IC FPGA 2K GATES 84-PLCC COM
標(biāo)準(zhǔn)包裝: 16
系列: ACT™ 1
LAB/CLB數(shù): 547
輸入/輸出數(shù): 69
門數(shù): 2000
電源電壓: 2.7 V ~ 3.6 V
安裝類型: 表面貼裝
工作溫度: 0°C ~ 70°C
封裝/外殼: 84-LCC(J 形引線)
供應(yīng)商設(shè)備封裝: 84-PLCC(29.31x29.31)
27
Hi R e l F P GA s
A1 24 0A T i m i n g C har a c t e r i st i c s
(W or s t - C as e M i l i t a r y Cond i t i o n s , V CC = 4.5 V, TJ = 1 25°C)
‘–1’ Speed
‘Std’ Speed
Parameter
Description
Min.
Max.
Min.
Max.
Units
Logic Module Propagation Delays1
tPD1
Single Module
5.2
6.1
ns
tCO
Sequential Clk to Q
5.2
6.1
ns
tGO
Latch G to Q
5.2
6.1
ns
tRS
Flip-Flop (Latch) Reset to Q
5.2
6.1
ns
Logic Module Predicted Routing Delays2
tRD1
FO=1 Routing Delay
1.9
2.2
ns
tRD2
FO=2 Routing Delay
2.4
2.8
ns
tRD3
FO=3 Routing Delay
3.1
3.7
ns
tRD4
FO=4 Routing Delay
4.3
5.0
ns
tRD8
FO=8 Routing Delay
6.6
7.7
ns
Logic Module Sequential Timing3, 4
tSUD
Flip-Flop (Latch) Data Input Setup
0.5
ns
tHD
Flip-Flop (Latch) Data Input Hold
0.0
ns
tSUENA
Flip-Flop (Latch) Enable Setup
1.3
ns
tHENA
Flip-Flop (Latch) Enable Hold
0.0
ns
tWCLKA
Flip-Flop (Latch) Clock Active Pulse
Width
7.4
8.1
ns
tWASYN
Flip-Flop (Latch) Asynchronous Pulse
Width
7.4
8.1
ns
tA
Flip-Flop Clock Input Period
14.8
18.6
ns
tINH
Input Buffer Latch Hold
2.5
ns
tINSU
Input Buffer Latch Setup
–3.5
ns
tOUTH
Output Buffer Latch Hold
0.0
ns
tOUTSU
Output Buffer Latch Setup
0.5
ns
fMAX
Flip-Flop (Latch) Clock Frequency
63
54
MHz
Notes:
1.
For dual-module macros, use tPD1 + tRD1 + tPDn , tCO + tRD1 + tPDn , or tPD1 + tRD1 + tSUD , whichever is appropriate.
2.
Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device
performance. Post-route timing analysis or simulation is required to determine actual worst-case performance. Post-route timing is based
on actual routing delay measurements performed on the device prior to shipment.
3.
Data applies to macros based on the S-module. Timing parameters for sequential macros constructed from C-modules can be obtained from
the DirectTime Analyzer utility.
4.
Setup and hold timing parameters for the Input Buffer Latch are defined with respect to the PAD and the D input. External setup/hold
timing parameters must account for delay from an external PAD signal to the G inputs. Delay from an external PAD signal to the G input
subtracts (adds) to the internal setup (hold) time.
相關(guān)PDF資料
PDF描述
HMM10DREF CONN EDGECARD 20POS .156 EYELET
994-025-030R121 BACKSHELL DB25 STRAIGHT DIE CAST
RSC60DRTS CONN EDGECARD 120PS DIP .100 SLD
950-009-010R011 BACKSHELL 9POS 60DEG PLASTIC
RMC60DRTS CONN EDGECARD 120PS DIP .100 SLD
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
A10V20B-VQ80C 功能描述:IC FPGA 2K GATES 80-VQFP COM RoHS:否 類別:集成電路 (IC) >> 嵌入式 - FPGA(現(xiàn)場可編程門陣列) 系列:ACT™ 1 標(biāo)準(zhǔn)包裝:40 系列:SX-A LAB/CLB數(shù):6036 邏輯元件/單元數(shù):- RAM 位總計:- 輸入/輸出數(shù):360 門數(shù):108000 電源電壓:2.25 V ~ 5.25 V 安裝類型:表面貼裝 工作溫度:0°C ~ 70°C 封裝/外殼:484-BGA 供應(yīng)商設(shè)備封裝:484-FPBGA(27X27)
A10V20B-VQG80C 功能描述:IC FPGA 2K GATES 80-VQFP COM RoHS:是 類別:集成電路 (IC) >> 嵌入式 - FPGA(現(xiàn)場可編程門陣列) 系列:ACT™ 1 標(biāo)準(zhǔn)包裝:40 系列:SX-A LAB/CLB數(shù):6036 邏輯元件/單元數(shù):- RAM 位總計:- 輸入/輸出數(shù):360 門數(shù):108000 電源電壓:2.25 V ~ 5.25 V 安裝類型:表面貼裝 工作溫度:0°C ~ 70°C 封裝/外殼:484-BGA 供應(yīng)商設(shè)備封裝:484-FPBGA(27X27)
A10XAF10XAF22K152A 功能描述:JUMPER 10XAF-2S - 10XAF-2S 6" 制造商:jst sales america inc. 系列:XAF 零件狀態(tài):在售 連接器類型:插口至插口,反向 針腳數(shù):10 排數(shù):1 間距 - 連接器:0.098"(2.50mm) 間距 - 電纜:0.098"(2.50mm) 長度:0.500'(152.40mm,6.00") 特性:- 顏色:黑色 屏蔽:- 使用:- 電纜端接:IDC 觸頭鍍層:錫 觸頭鍍層厚度:- 標(biāo)準(zhǔn)包裝:1,000
A10XAF10XAF22K152B 功能描述:JUMPER 10XAF-2S - 10XAF-2S 6" 制造商:jst sales america inc. 系列:XAF 零件狀態(tài):在售 連接器類型:插口至插口 針腳數(shù):10 排數(shù):1 間距 - 連接器:0.098"(2.50mm) 間距 - 電纜:0.098"(2.50mm) 長度:0.500'(152.40mm,6.00") 特性:- 顏色:黑色 屏蔽:- 使用:- 電纜端接:IDC 觸頭鍍層:錫 觸頭鍍層厚度:- 標(biāo)準(zhǔn)包裝:1,000
A10XAF10XAF22K305A 功能描述:JUMPER 10XAF-2S - 10XAF-2S 12" 制造商:jst sales america inc. 系列:XAF 零件狀態(tài):在售 連接器類型:插口至插口,反向 針腳數(shù):10 排數(shù):1 間距 - 連接器:0.098"(2.50mm) 間距 - 電纜:0.098"(2.50mm) 長度:1.00'(304.80mm) 特性:- 顏色:黑色 屏蔽:- 使用:- 電纜端接:IDC 觸頭鍍層:錫 觸頭鍍層厚度:- 標(biāo)準(zhǔn)包裝:1,000