參數(shù)資料
型號: 9S12XDP512DGV1
英文描述: Device User Guide for Mask Set 0L40V ( First Silicon)
中文描述: 設(shè)備用戶指南掩模組0L40V(第一硅)
文件頁數(shù): 88/152頁
文件大?。?/td> 1231K
代理商: 9S12XDP512DGV1
MC9S12XDP512 Device User Guide — 9S12XDP512DGV1/D V01.12
88
TheMCU’ssystemclockcanbesuppliedinseveralwaysenablingarangeofsystemoperatingfrequencies
to be supported:
the on chip phase Locked Loop (PLL)
the pll self clocking
the Oscillator
The clock generated by the PLL or Oscillator provides the main system clock frequencies Core Clock and
Bus Clock. As shown in
Figure 3-1
this system clocks are used throughout the MCU to drive the Core,
the memories and the peripherals.
The Program Flash memory and the EEPROM are supplied by the Bus Clock and the Oscillator clock.The
Oscillator clock is used as a time base to derive the program and erase times for the NVM’s. Consult the
FTX512k4 block guide and the EETX4K block guide for more details on the operation of the NVM’s.
The CAN modules may be configured to have their clock sources derived either from the bus clock or
directly from the Oscillator clock. This allows the user to select its clock based on the required jitter
performance. Consult MSCAN block description for more details on the operation and configuration of
the CAN blocks.
The frequency generated by the PLL is determined by the two registers REFDIV and SYNR.
Please note that it is possible to configure the PLL to generate a system frequency
higher than that supported by the design of the device. It is the responsibility of the
user to insure that the device is operated within it’s specified limits at all time.
In order to ensure the presence of the clock the MCU includes an on-chip Clock Monitor connected to the
output of the Oscillator. The Clock Monitor can be configured to invoke the PLL self clocking mode or to
generate a system reset if it is allowed to time out as a result of no oscillator clock being present.
In addition to the clock monitor the MCU also provides a clock quality checker which performs a more
accurate check of the clock. The clock quality checker counts a predetermined number of clock edges
within a defined time window to insure that the clock is running. The checker can be invoked following
specific events such as on wake-up or clock monitor failure.
F
For More Information On This Product,
Go to: www.freescale.com
n
.
相關(guān)PDF資料
PDF描述
9S12XDP512DGV2 Device User Guide for Mask Set L15Y - (Second Silicon - Enhanced Feature Set)
9V3 ELEMENT 10 MICRON E MEDIA
6RS15 Power-Supply Monitor with Reset
6RS3 Power-Supply Monitor with Reset
6RS7 ELEMENT 11.2 MICRON S MEDIA
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
9S12XDP512DGV2 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Device User Guide for Mask Set L15Y - (Second Silicon - Enhanced Feature Set)
9S-14.7456MEFA20-IND 制造商:Hong Kong Crystal 功能描述:14.7456M,CRYSTAL 制造商:Hong Kong Crystal 功能描述:HC49US CRYSTALS METAL CAN 制造商:Hong Kong Crystal 功能描述:HC49USCRYSTALS METAL CAN
9S-16MEFA22-IND 制造商:Hong Kong Crystal 功能描述:16MHzAT-49US CRYSTALS METAL CAN
9S-16MEFA30-IND 制造商:Hong Kong Crystal 功能描述:HC49USCRYSTALS METAL CAN
9S-18.432MEFA18-IND 制造商:Hong Kong Crystal 功能描述:18.432MHz,crystals 制造商:Hong Kong Crystal 功能描述:HC49USCRYSTALS METAL CAN 制造商:Hong Kong Crystal 功能描述:HC49US CRYSTALS METAL CAN