參數(shù)資料
型號: 9EX21801AKLFT
廠商: INTEGRATED DEVICE TECHNOLOGY INC
元件分類: 時鐘及定時
英文描述: PLL BASED CLOCK DRIVER, PQCC72
封裝: ROHS COMPLIANT, PLASTIC, MLF-72
文件頁數(shù): 7/14頁
文件大?。?/td> 160K
代理商: 9EX21801AKLFT
IDTTM
18 Output PCIe G2/QPI Differential Buffer with 2:1 input mux
1463B — 01/20/10
ICS9EX21801A
18 Output PCIe G2/QPI Differential Buffer with 2:1 input mux
2
Datasheet
Pin Configuration
72-pin MLF
Power Down Functionality
Power Groups
OE
9
#
DI
F
_
9
#
DI
F
_
9
C
KPW
R
G
D
/PD
#
S
E
L_A
_B
#
SMB_
A0
SMB_
A1
SMBD
AT
SMBC
L
K
H
IB
W
_B
Y
P
M
_
LO
B
W
#
10
0M
_13
3M
#
DI
F
_
8
#
DI
F
_
8
OE
8
#
DI
F
_
7
#
DI
F
_
7
OE
7
#
VD
D
72 71 70 69 68 67 66 65 64 63 62 61 60 59 58 57 56 55
VDD
1
54 DIF_6#
OE10#
2
53 DIF_6
DIF_10
3
52 OE6#
DIF_10#
4
51 DIF_5#
OE11#
5
50 DIF_5
DIF_11
6
49 OE5#
DIF_11#
7
48 DIF_4#
OE12#
8
47 DIF_4
DIF_12
9
46 DIF_3#
DIF_12#
10
45 DIF_3
GND
11
44 GND
VDD
12
43 VDD
DIF_13
13
42 DIF_2#
DIF_13#
14
41 DIF_2
OE13#
15
40 DIF_1#
DIF_14
16
39 DIF_1
DIF_14#
17
38 DIF_0#
OE14#
18
37 DIF_0
19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36
DI
F
_15
DI
F
_15
#
VD
D
O
E
15_
17#
DI
F
_16
DI
F
_16
#
DI
F
_17
DI
F
_17
#
IR
E
F
GN
D
A
VD
D
A
CL
K
A
_
IN
CL
K
A
_
IN
#
GN
D
CL
K
B
_
IN
CL
K
B
_
IN
#
VD
D
O
E
_01
234
#
9EX21801AKLF
VDD
GND
29
28
Main PLL, Analog
1,12,21,35,43,55
11,32,44
DIF clocks
Description
Pin Number
OUTPUTS
CKPWRGD/PD#
Input
DIF_x
1
Running
ON
0X
Hi-Z
OFF
PLL State
INPUTS
SMBus Address Selection (pins 66, 67)
HIBW_BYPM_LOBW# Selection (Pin 63)
State
Voltage
Mode
Low
<0.8V
Low BW
Mid
1.2<Vin<1.8V
Bypass
High
Vin > 2.0V
High BW
SMB_A1
SMB_A0
Address
00
D4
01
D6
10
D8
11
DA
Byte 0,
bit 2
(100_133M#
Latch)
Byte 0,
bit 1
FSB
Byte 0,
bit 0
FSA
Input
MHz
DIF_x
MHz
Notes
1
01
100.00
1
0
01
133.33
1
01
1
166.67
2
01
0
200.00
2
00
0
266.67
2
10
0
333.33
2
11
0
400.00
2
11
1
Notes:100M_133M#
1. Latch selects between 100 and 133 MHz.
This is equivalent to FSC in CK410B+/CK509B FS table.
2. Writing Byte 0 bits (2:0) can select other frequencies.
These frequencies are not characterized in PLL Mode
Frequency/Functionality Table
Reserved
相關(guān)PDF資料
PDF描述
9EX21831AKLFT 21831 SERIES, PLL BASED CLOCK DRIVER, 18 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQCC72
9EX21831AKLF 21831 SERIES, PLL BASED CLOCK DRIVER, 18 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQCC72
9FG104DGLFT 400 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO28
9FG104DFLF 400 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO28
9FG104DGILF 400 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO28
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
9EX21831AKLF 功能描述:時鐘發(fā)生器及支持產(chǎn)品 RoHS:否 制造商:Silicon Labs 類型:Clock Generators 最大輸入頻率:14.318 MHz 最大輸出頻率:166 MHz 輸出端數(shù)量:16 占空比 - 最大:55 % 工作電源電壓:3.3 V 工作電源電流:1 mA 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:QFN-56
9EX21831AKLFT 功能描述:時鐘發(fā)生器及支持產(chǎn)品 RoHS:否 制造商:Silicon Labs 類型:Clock Generators 最大輸入頻率:14.318 MHz 最大輸出頻率:166 MHz 輸出端數(shù)量:16 占空比 - 最大:55 % 工作電源電壓:3.3 V 工作電源電流:1 mA 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:QFN-56
9EZCA0100000000 制造商:Eaton Corporation 功能描述:9E 20 & 30 kVA IAC - Tie for 1+1 Redundant with Maintenance Bypass
9F-110 制造商:NA 功能描述:
9F33U0 制造商:Thomas & Betts 功能描述:30A,PLG,REV,3P3W,DG,U0,600VAC,