參數(shù)資料
型號: 9E4101YFILFT
廠商: INTEGRATED DEVICE TECHNOLOGY INC
元件分類: 微控制器/微處理器
英文描述: MICROCONTROLLER, PDSO56
封裝: 0.300 INCH, 0.250 INCH PITCH, ROHS COMPLIANT, MO-118, SSOP-56
文件頁數(shù): 1/19頁
文件大小: 188K
代理商: 9E4101YFILFT
ICS9E4101
IDTTM
Programmable Timing Control HubTM for Intel Systems
1408A—01/25/10
Programmable Timing Control HubTM for Intel Systems
1
DATASHEET
Pin Configuration
Recommended Application:
I-temp CK410 clock, Intel Yellow Cover part
Output Features:
2 - 0.7V current-mode differential CPU pairs
6 - 0.7V current-mode differential SRC pair for SATA and
PCI-E
1 - 0.7V current-mode differential CPU/SRC selectable
pair
6 - PCI (33MHz)
3 - PCICLK_F, (33MHz) free-running
1 - USB, 48MHz
1 - DOT, 96MHz, 0.7V current differential pair
1 - REF, 14.318MHz
Key Specifications:
CPU outputs cycle-cycle jitter < 85ps
SRC output cycle-cycle jitter <125ps
PCI outputs cycle-cycle jitter < 500ps
+/- 300ppm frequency accuracy on CPU & SRC clocks
Features/Benefits:
Supports tight ppm accuracy clocks for Serial-ATA and
PCI-Express
Supports spread spectrum modulation, 0 to -0.5%
down spread
Supports CPU clks up to 400MHz
Uses external 14.318MHz crystal, external crystal load
caps are required for frequency tuning
Supports undriven differential CPU, SRC pair in PD#
for power management.
56-pin SSOP
VDDPCI 1
56 PCICLK2
GND 2
55 PCICLK1
PCICLK3 3
54 PCICLK0
PCICLK4 4
53 FS_C/TEST_SEL
PCICLK5 5
52 REFOUT
GND 6
51 GND
VDDPCI 7
50 X1
ITP_EN/PCICLK_F0 8
49 X2
PCICLK_F1 9
48 VDDREF
PCICLK_F2 10
47 SDATA
VDD48 11
46 SCLK
USB_48MHz 12
45 GND
GND 13
44 CPUCLKT0
DOTT_96MHz 14
43 CPUCLKC0
DOTC_96MHz 15
42 VDDCPU
FS_B/TEST_MODE 16
41 CPUCLKT1
Vtt_PwrGd#/PD 17
40 CPUCLKC1
FS_A_410 18
39 IREF
SRCCLKT1 19
38 GNDA
SRCCLKC1 20
37 VDDA
VDDSRC 21
36 CPUCLKT2_ITP/SRCCLKT_7
SRCCLKT2 22
35 CPUCLKC2_ITP/SRCCLKC_7
SRCCLKC2 23
34 VDDSRC
SRCCLKT3 24
33 SRCCLKT6
SRCCLKC3 25
32 SRCCLKC6
SRCCLKT4_SATA 26
31 SRCCLKT5
SRCCLKC4_SATA 27
30 SRCCLKC5
VDDSRC 28
29 GND
IC
S9
E4
1
0
1
Functionality
FS_C
1
FS_B
2 FS_A2
CPU
MHz
SRC
MHz
PCI
MHz
REF
MHz
USB
MHz
DOT
MHz
0
266.66
100.00
33.33
14.318
48.00
96.00
0
1
133.33
100.00
33.33
14.318
48.00
96.00
0
1
0
200.00
100.00
33.33
14.318
48.00
96.00
01
1
10
0
1
0
1
100.00
33.33
14.318
48.00
96.00
11
0
11
1
1. FS_C is a three-level input. Please see VIL_FS and VIH_FS specifications in
the Input/Supply/Common Output Parameters Table for correct values.
Also refer to the Test Clarification Table.
2. FS_B and FS_A are low-threshold inputs. Please see the VIL_FS and VIH_FS
specifications in the Input/Supply/Common Output Parameters Table for correct values.
RESERVED
相關(guān)PDF資料
PDF描述
9EPRS475CGLF PROC SPECIFIC CLOCK GENERATOR, PDSO56
9EPRS475CGLFT PROC SPECIFIC CLOCK GENERATOR, PDSO56
9EPRS488CKLF SPECIALTY MICROPROCESSOR CIRCUIT, PQCC72
9EPRS488CKLFT SPECIALTY MICROPROCESSOR CIRCUIT, PQCC72
9EPRS525AGILF SPECIALTY MICROPROCESSOR CIRCUIT, PDSO56
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
9E470G 制造商:Alpha 3 Manufacturing 功能描述:
9E472G 制造商:Alpha 3 Manufacturing 功能描述:
9E473G 制造商:Alpha 3 Manufacturing 功能描述:
9E822G 制造商:Alpha 3 Manufacturing 功能描述:
9EA02AA60001000 制造商:Eaton Corporation 功能描述:9E 20 kVA UPS Single Feed for External Batteries