- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄25548 > 97ULP877BHLF (INTEGRATED DEVICE TECHNOLOGY INC) 97ULP SERIES, PLL BASED CLOCK DRIVER, 10 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PBGA52 PDF資料下載
參數(shù)資料
| 型號： | 97ULP877BHLF |
| 廠商： | INTEGRATED DEVICE TECHNOLOGY INC |
| 元件分類： | 時鐘及定時 |
| 英文描述： | 97ULP SERIES, PLL BASED CLOCK DRIVER, 10 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PBGA52 |
| 封裝： | GREEN, PLASTIC, MO-205, MO-225, FBGA-52 |
| 文件頁數(shù)： | 11/15頁 |
| 文件大?。?/td> | 252K |
| 代理商： | 97ULP877BHLF |
5
ICS97ULP8 77B
0981B—03/15/05
Notes:
1.
Unused inputs must be held high or low to prevent them from floating.
2.
DC input signal voltage specifies the allowable DC execution of differential input.
3.
Differential inputs signal voltages specifies the differential voltage [VTR-VCP]
required for switching, where VTR is the true input level and VCP is the
complementary input level.
4.
Differential cross-point voltage is expected to track variations of VDDQ and is the
voltage at which the differential signal must be crossing.
Recommended Operating Condition (see note1)
TA = 0 - 70°C; Supply Voltage AVDD, VDDQ = 1.8 V +/- 0.1V (unless otherwise stated)
PARAMETER
SYMBOL
CONDITIONS
MIN
TYP
MAX
UNITS
Supply Voltage
VDDQ, AVDD
1.7
1.8
1.9
V
CLK_INT, CLK_INC, FB_INC,
FB_INT
0.35 x VDDQ
V
OE, OS
0.35 x VDDQ
V
CLK_INT, CLK_INC, FB_INC,
FB_INT
0.65 x VDDQ
V
OE, OS
0.65 x VDDQ
V
DC input signal voltage
(note 2)
VIN
-0.3
VDDQ + 0.3
V
DC - CLK_INT, CLK_INC,
FB_INC, FB_INT
0.3
VDDQ + 0.4
V
AC - CLK_INT, CLK_INC,
FB_INC, FB_INT
0.6
VDDQ + 0.4
V
Output differential cross-
voltage (note 4)
VOX
VDDQ/2 - 0.10
VDDQ/2 + 0.10
V
Input differential cross-
voltage (note 4)
VIX
VDDQ/2 - 0.15 VDD/2 VDDQ2 + 0.15
V
High level output current
IOH
-9
mA
Low level output current
IOL
9mA
Operating free-air
temperature
TA
070
°C
Differential input signal
voltage (note 3)
VID
Low level input voltage
VIL
High level input voltage
VIH
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 97ULP877BKLF | 97ULP SERIES, PLL BASED CLOCK DRIVER, 10 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQCC40 |
| 97ULP877BH | 97ULP SERIES, PLL BASED CLOCK DRIVER, 10 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PBGA52 |
| 97ULPA877AHLF-T | 97ULP SERIES, PLL BASED CLOCK DRIVER, 10 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PBGA52 |
| 980-1 | 0 MHz - 3000 MHz, 140 deg - RF/MICROWAVE COAXIAL MECHANICAL PH SHIFTER |
| 980-2 | 0 MHz - 3000 MHz, 340 deg - RF/MICROWAVE COAXIAL MECHANICAL PH SHIFTER |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 97ULP877BHLFT | 功能描述:時鐘驅(qū)動器及分配 RoHS:否 制造商:Micrel 乘法/除法因子:1:4 輸出類型:Differential 最大輸出頻率:4.2 GHz 電源電壓-最大: 電源電壓-最小:5 V 最大工作溫度:+ 85 C 封裝 / 箱體:SOIC-8 封裝:Reel |
| 97ULP877BKLF/W | 制造商:Integrated Device Technology Inc 功能描述:ZERO DLY PLL CLOCK DRVR SGL 95MHZ TO 410MHZ 40PIN VFQFPN - Tape and Reel |
| 97ULP878AH | 制造商:Integrated Device Technology Inc 功能描述:97ULP878AH - Trays |
| 97ULP878AHLF | 制造商:Integrated Device Technology Inc 功能描述:97ULP878AHLF - Trays |
| 97ULP878AHLFT | 制造商:Integrated Device Technology Inc 功能描述:97ULP878AHLFT - Tape and Reel |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。