- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄25548 > 97SD3248RPMH (MAXWELL TECHNOLOGIES) 32M X 48 SYNCHRONOUS DRAM, 6 ns, QFP132 PDF資料下載
參數(shù)資料
| 型號： | 97SD3248RPMH |
| 廠商： | MAXWELL TECHNOLOGIES |
| 元件分類： | DRAM |
| 英文描述： | 32M X 48 SYNCHRONOUS DRAM, 6 ns, QFP132 |
| 封裝： | STACK, QFP-132 |
| 文件頁數(shù)： | 34/40頁 |
| 文件大小： | 758K |
| 代理商： | 97SD3248RPMH |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁當前第34頁第35頁第36頁第37頁第38頁第39頁第40頁
97SD3248
M
em
o
ry
4
All data sheets are subject to change without notice
2004 Maxwell Technologies
All rights reserved.
1.5Gb (8-Meg X 48-Bit X 4-Banks) SDRAM
03.25.04 Rev 1
Standby Current in non power down6
I
CC2N
CKE, CS = V
IH
t
CK = 12 ns
1, 2, 3
120
mA
Standby Current in non power down7
( Input signal stable)
I
CC2NS
CKE = V
IH
t
CK = 0
1, 2, 3
54
mA
Active standby current in1,2,4
power down
I
CC3P
CKE = V
IL
t
CK = 12 ns
1, 2, 3
24
mA
Active standby current in power down
(input signal stable)2,5
I
CC3PS
CKE = V
IL
t
CK = 0
1, 2, 3
18
mA
Active standby power in non power
down1,2,6
I
CC3N
IH
t
CK = 12 ns
1, 2, 3
180
mA
Active standby current in non power
down ( input signal stable)2,7
I
CC3NS
CKE = V
IH
t
CK = 0
1, 2, 3
90
mA
Burst Operating Current1,2,8
CAS Latency = 2
CAS Latency = 3
I
CC4
t
CK = min
BL = 4
1, 2, 3
660
870
mA
Refresh Current3
I
CC5
t
RC = min
1, 2, 3
1320
mA
Self Refresh current9,10
I
CC6
V
IH>VCC - 0.2V
V
IL < 0.2 V
1, 2, 3
18
mA
Input Leakage Current - CLK
I
LI
0<V
LI<VCC
1, 2, 3
-3
3
uA
Input Leakage Current - All Other
I
LI
0<V
LI<VCC
1, 2, 3
-6
6
uA
Output Leakage Current
I
LO
0<V
LO<VCC
1, 2, 3
-1.5
1.5
uA
Output high voltage
V
OH
I
OH = -4mA
1, 2, 3
2.4
V
Output low voltage
V
OL
I
OL = 4 mA
1, 2, 3
0.4
V
1. I
CC1 depends on output load conditions when the device is selected. ICC1(max) is specified with the output open.
2. One Bank Operation
3. Input signals are changed once per clock.
4. After power down mode, CLK operating current.
5. After power down mode, no CLK operating current.
6. Input signals are changed once per two clocks.
7. Input signals for V
IH or VIL are fixed.
8. Input signals are changed once per four clocks.
9. After self refresh mode set, self refresh current.
10.Use Self Refresh for temperatures less than 70 °C ONLY.
TABLE 4. DC ELECTRICAL CHARACTERISTICS
(V
CC = 3.3V + 0.3V, VCCQ = 3.3V + 0.3V, TA = -55 TO 125° C, UNLESS OTHERWISE SPECIFIED)
PARAMETER
SYMBOL
TEST CONDITIONS
SUBGROUPS
MIN
MAX
UNITS
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 97SD3248RPMI | 32M X 48 SYNCHRONOUS DRAM, 6 ns, QFP132 |
| 97SD3248RPMK | 32M X 48 SYNCHRONOUS DRAM, 6 ns, QFP132 |
| 97U870AKIT | 97U SERIES, PLL BASED CLOCK DRIVER, 10 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), QCC40 |
| 97U870AH | 97U SERIES, PLL BASED CLOCK DRIVER, 10 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PBGA52 |
| 97U870AHIT | 97U SERIES, PLL BASED CLOCK DRIVER, 10 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PBGA52 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 97SD3248RPQE | 制造商:MAXWELL 制造商全稱:Maxwell Technologies 功能描述:1.5Gb SDRAM 8-Meg X 48-Bit X 4-Banks |
| 97SD3248RPQH | 制造商:MAXWELL 制造商全稱:Maxwell Technologies 功能描述:1.5Gb SDRAM 8-Meg X 48-Bit X 4-Banks |
| 97SD3248RPQI | 制造商:MAXWELL 制造商全稱:Maxwell Technologies 功能描述:1.5Gb SDRAM 8-Meg X 48-Bit X 4-Banks |
| 97SD3248RPQK | 制造商:MAXWELL 制造商全稱:Maxwell Technologies 功能描述:1.5Gb SDRAM 8-Meg X 48-Bit X 4-Banks |
| 97SG-1 | 制造商:EECO Switch 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。