- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄25514 > 951412AGLF (INTEGRATED DEVICE TECHNOLOGY INC) 220 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO56 PDF資料下載
參數(shù)資料
| 型號： | 951412AGLF |
| 廠商： | INTEGRATED DEVICE TECHNOLOGY INC |
| 元件分類： | 時鐘產(chǎn)生/分配 |
| 英文描述： | 220 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO56 |
| 封裝： | 6.10 MM, 0.50 MM PITCH, GREEN, MO-153, TSSOP-56 |
| 文件頁數(shù)： | 24/25頁 |
| 文件大?。?/td> | 246K |
| 代理商： | 951412AGLF |
8
ICS951412
0883L—04/26/06
SMBus Table: Frequency Select Register
Pin #
Name
Control Function
Type0
1
PWD
Bit 7
FS Source
Latched Input or SMBus
Frequency Select
RW
Latched Inputs
SMBus
0
Bit 6
CPU SS_EN
CPU Spread Enable
RW
OFF
ON
0
Bit 5
Reserved
RW
Reserved
X
Bit 4
CPU FS4
Freq Select Bit 4
RW
0
Bit 3
CPU FS3
Freq Select Bit 3
RW
0
Bit 2
CPU FS2
Freq Select Bit 2
RW
Latched
Bit 1
CPU FS1
Freq Select Bit 1
RW
Latched
Bit 0
CPU FS0
Freq Select Bit 0
RW
Latched
Note: Byte 0 Bit 6, Byte 0 Bit 4 and Byte 5 Bit 4 must be set to '1' to fully enable spread.
SMBus Table: Output Control Register
Pin #
Name
Control Function
Type0
1
PWD
Bit 7
PCICLK0
Output Enable
RW
Disable
Enable
1
Bit 6
HTTCLK0
Output Enable
RW
Disable
Enable
1
Bit 5
USB_48MHz
Output Enable
RW
Disable
Enable
1
Bit 4
REF0
Output Enable
RW
Disable
Enable
1
Bit 3
REF1
Output Enable
RW
Disable
Enable
1
Bit 2
REF2
Output Enable
RW
Disable
Enable
1
Bit 1
CPUCLK8(0)
Output Enable
RW
Disable
Enable
1
Bit 0
CPUCLK8(1)
Output Enable
RW
Disable
Enable
1
SMBus Table: CLKREQB# Output Control Register
Pin #
Name
Control Function
Type0
1
PWD
Bit 7
REQBSRC7
CLKREQB# Controls SRC7
RW
Does not control
Controls
0
Bit 6
REQBSRC6
CLKREQB# Controls SRC6
RW
Does not control
Controls
0
Bit 5
REQBSRC5
CLKREQB# Controls SRC5
RW
Does not control
Controls
0
Bit 4
REQBSRC4
CLKREQB# Controls SRC4
RW
Does not control
Controls
0
Bit 3
REQBSRC3
CLKREQB# Controls SRC3
RW
Does not control
Controls
0
Bit 2
Reserved
RW
Reserved
X
Bit 1
Reserved
RW
Reserved
X
Bit 0
REQBSRC0
CLKREQB# Controls SRC0
RW
Does not control
Controls
0
41,40
53
52
-
4
50
Byte 1
47
54
45,44
See Table 1: CPU Frequency
Selection
Byte 0
-
Byte 2
12,13
16,17
18,19
22,23
24,25
-
34,33
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 951413CGLF | 400 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO56 |
| 951413CFLFT | 400 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO56 |
| 951413CFLF | 400 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO56 |
| 951416AGLF | 220 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO56 |
| 951416AFLF | 220 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO56 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 951412AGLFT | 制造商:Integrated Device Technology Inc 功能描述:PLL Clock Synthesizer Dual 56-Pin TSSOP T/R |
| 951412BFLF | 制造商:Integrated Device Technology Inc 功能描述:PLL Clock Synthesizer Dual 56-Pin SSOP Tube |
| 951412BFLFT | 制造商:Integrated Device Technology Inc 功能描述:PLL Clock Synthesizer Dual 56-Pin SSOP T/R |
| 951412BGLF | 功能描述:時鐘合成器/抖動清除器 RoHS:否 制造商:Skyworks Solutions, Inc. 輸出端數(shù)量: 輸出電平: 最大輸出頻率: 輸入電平: 最大輸入頻率:6.1 GHz 電源電壓-最大:3.3 V 電源電壓-最小:2.7 V 封裝 / 箱體:TSSOP-28 封裝:Reel |
| 951412BGLFT | 功能描述:時鐘合成器/抖動清除器 RoHS:否 制造商:Skyworks Solutions, Inc. 輸出端數(shù)量: 輸出電平: 最大輸出頻率: 輸入電平: 最大輸入頻率:6.1 GHz 電源電壓-最大:3.3 V 電源電壓-最小:2.7 V 封裝 / 箱體:TSSOP-28 封裝:Reel |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。