- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄122717 > 935270050128 (NXP SEMICONDUCTORS) 4 CHANNEL(S), 5M bps, SERIAL COMM CONTROLLER, PQFP64 PDF資料下載
參數(shù)資料
| 型號： | 935270050128 |
| 廠商： | NXP SEMICONDUCTORS |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | 4 CHANNEL(S), 5M bps, SERIAL COMM CONTROLLER, PQFP64 |
| 封裝： | 10 X 10 MM, 1.40 MM HEIGHT, PLASTIC, MS-026, SOT-314-2, LQFP-64 |
| 文件頁數(shù)： | 55/55頁 |
| 文件大?。?/td> | 706K |
| 代理商： | 935270050128 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁當(dāng)前第55頁
Philips Semiconductors
SC16C654/654D
Quad UART with 64-byte FIFO and infrared (IrDA) encoder/decoder
Product data
Rev. 02 — 13 March 2003
9 of 52
9397 750 10985
Koninklijke Philips Electronics N.V. 2003. All rights reserved.
INTA, INTB,
INTC, INTD
15, 21,
49, 55
6, 12,
37, 43
O
Interrupt A, B, C, D (Active-HIGH). This function is associated with the
16 mode only. These pins provide individual channel interrupts INTA-INTD.
INTA-INTD are enabled when MCR[3] is set to a logic 1, interrupts are enabled
in the interrupt enable register (IER), and when an interrupt condition exists.
Interrupt conditions include: receiver errors, available receiver buffer data,
transmit buffer empty, or when a modem status ag is detected. When the
68 mode is selected, the functions of these pins are re-assigned. 68 mode
functions are described under their respective name/pin headings.
INTSEL
65
-
I
Interrupt Select (Active-HIGH, with internal pull-down). This function is
associated with the 16 mode only. When the 16 mode is selected, this pin can
be used in conjunction with MCR[3] to enable or disable the 3-State interrupts,
INTA-INTD, or override MCR[3] and force continuous interrupts. Interrupt
outputs are enabled continuously by making this pin a logic 1. Making this pin a
logic 0 allows MCR[3] to control the 3-State interrupt output. In this mode,
MCR[3] is set to a logic 1 to enable the 3-State outputs. This pin is disabled in
the 68 mode. Due to pin limitations on the 64-pin packages, this pin is not
available. To cover this limitation, the SC16C654DIB64 version operates in the
continuous interrupt enable mode by bonding this pin to VCC internally. The
SC16C654IB64 operates with MCR[3] control by bonding this pin to GND.
IOR
52
40
I
Input/Output Read strobe (Active-LOW). This function is associated with the
16 mode only. A logic 0 transition on this pin will load the contents of an internal
register dened by address bits A0-A2 onto the SC16C654/654D data bus
(D0-D7) for access by external CPU. This pin is disabled in the 68 mode.
IOW18
9
I
Input/Output Write strobe (Active-LOW). This function is associated with the
16 mode only. A logic 0 transition on this pin will transfer the contents of the
data bus (D0-D7) from the external CPU to an internal register that is dened
by address bits A0-A2. When the 16 mode is selected (PLCC68), this pin
functions as R/W (see denition under R/W).
IRQ
15
-
O
Interrupt Request or Interrupt ‘A’. This function is associated with the
68 mode only. In the 68 mode, interrupts from UART channels A-D are
wire-ORed internally to function as a single IRQ interrupt. This pin transitions to
a logic 0 (if enabled by the interrupt enable register) whenever a UART
channel(s) requires service. Individual channel interrupt status can be
determined by addressing each channel through its associated internal
register, using CS and A3-A4. In the 68 mode, and external pull-up resistor
must be connected between this pin and VCC. The function of this pin changes
to INTA when operating in the 16 mode (see denition under INTA).
NC
21, 49,
52, 54,
55, 65
-
Not connected.
RESET,
RESET
37
27
I
Reset. In the 16 mode, a logic 1 on this pin will reset the internal registers and
all the outputs. The UART transmitter output and the receiver input will be
disabled during reset time. (See Section 7.11 “SC16C654/654D external reset
conditions” for initialization details.) When 16/68 is a logic 0 (68 mode), this pin
functions similarly, bus as an inverted reset interface signal, RESET.
RIA, RIB,
RIC, RID
8, 28,
42, 62
63, 19,
30, 50
I
Ring Indicator (Active-LOW). These inputs are associated with individual
UART channels, A through D. A logic 0 on this pin indicates the modem has
received a ringing signal from the telephone line. A logic 1 transition on this
input pin will generate an interrupt.
Table 2:
Pin description…continued
Symbol
Pin
Type
Description
PLCC68 LQFP64
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 935269195118 | 8 I/O, PIA-GENERAL PURPOSE, PDSO16 |
| 935056380512 | 8 CHANNEL(S), 115.2K bps, SERIAL COMM CONTROLLER, PQCC84 |
| 932S203YGT | 133.3 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO56 |
| 935069310118 | I2C BUS CONTROLLER, PDSO20 |
| 9LRS3187BKLF | 133.33 MHz, PROC SPECIFIC CLOCK GENERATOR, PQCC32 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 935270713557 | 制造商:NXP Semiconductors 功能描述:SUB ONLY IC CHP |
| 935270792551 | 制造商:NXP Semiconductors 功能描述:IC BUFF DVR TRI-ST 16BIT 56VFBGA |
| 935270792557 | 制造商:NXP Semiconductors 功能描述:IC BUFF DVR TRI-ST 16BIT 56VFBGA |
| 935270793551 | 制造商:NXP Semiconductors 功能描述:IC BUS TRCVR 3-ST 16BIT 56VFBGA |
| 935270793557 | 制造商:NXP Semiconductors 功能描述:IC BUS TRCVR 3-ST 16BIT 56VFBGA |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。