- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄24668 > 933669020652 (NXP SEMICONDUCTORS) HC/UH SERIES, DUAL NEGATIVE EDGE TRIGGERED J-K FLIP-FLOP, COMPLEMENTARY OUTPUT, PDIP14 PDF資料下載
參數(shù)資料
| 型號(hào)： | 933669020652 |
| 廠商： | NXP SEMICONDUCTORS |
| 元件分類： | 鎖存器 |
| 英文描述： | HC/UH SERIES, DUAL NEGATIVE EDGE TRIGGERED J-K FLIP-FLOP, COMPLEMENTARY OUTPUT, PDIP14 |
| 封裝： | PLASTIC, DIP-14 |
| 文件頁(yè)數(shù)： | 2/7頁(yè) |
| 文件大?。?/td> | 51K |
| 代理商： | 933669020652 |
December 1990
2
Philips Semiconductors
Product specication
Dual JK ip-op with reset; negative-edge trigger
74HC/HCT107
FEATURES
Output capability: standard
ICC category: flip-flops
GENERAL DESCRIPTION
The 74HC/HCT107 are high-speed Si-gate CMOS devices
and are pin compatible with low power Schottky TTL
(LSTTL). They are specified in compliance with JEDEC
standard no. 7A.
The 74HC/HCT107 are dual negative-edge triggered
JK-type flip-flops featuring individual J, K, clock (nCP) and
reset (nR) inputs; also complementary Q and Q outputs.
The J and K inputs must be stable one set-up time prior to
the HIGH-to-LOW clock transition for predictable
operation.
The reset (nR) is an asynchronous active LOW input.
When LOW, it overrides the clock and data inputs, forcing
the Q output LOW and the Q output HIGH.
Schmitt-trigger action in the clock input makes the circuit
highly tolerant to slower clock rise and fall times.
QUICK REFERENCE DATA
GND = 0 V; Tamb = 25 °C; tr = tf = 6 ns
Notes
1. CPD is used to determine the dynamic power dissipation (PD in W):
PD = CPD × VCC2 × fi +∑ (CL × VCC2 × fo) where:
fi = input frequency in MHz
fo = output frequency in MHz
∑ (CL × VCC2 × fo) = sum of outputs
CL = output load capacitance in pF
VCC = supply voltage in V
2. For HC the condition is VI = GND to VCC
For HCT the condition is VI = GND to VCC 1.5 V.
ORDERING INFORMATION
See
“74HC/HCT/HCU/HCMOS Logic Package Information”.
SYMBOL
PARAMETER
CONDITIONS
TYPICAL
UNIT
HC
HCT
tPHL/ tPLH
propagation delay
CL = 15 pF;
VCC = 5 V
nCP to nQ
16
ns
nCP to nQ
1618ns
nR to nQ, nQ
1617ns
fmax
maximum clock frequency
78
73
MHz
CI
input capacitance
3.5
pF
CPD
power dissipation
capacitance per ip-op
notes 1 and 2
30
pF
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 933824900005 | HCT SERIES, OTHER DECODER/DRIVER, INVERTED OUTPUT, UUC |
| 933824320025 | HC/UH SERIES, OTHER DECODER/DRIVER, INVERTED OUTPUT, UUC |
| 935174380698 | HC/UH SERIES, OTHER DECODER/DRIVER, INVERTED OUTPUT, PDSO16 |
| 933824980005 | HCT SERIES, SYN POSITIVE EDGE TRIGGERED 4-BIT UP BINARY COUNTER, UUC |
| 935188310112 | HCT SERIES, SYN POSITIVE EDGE TRIGGERED 4-BIT UP BINARY COUNTER, PDSO16 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 933669040652 | 制造商:NXP Semiconductors 功能描述:Inverter Schmitt Trigger 6-Element CMOS 14-Pin PDIP Bulk |
| 9336CMG | 制造商:Apex Tool Group 功能描述:6 IN. DIAGONAL CUTTING S J PLIERS W/CO-MOLDED GRIPS, LASER HARDENED EDGES, CDD |
| 9336CVN | 制造商:Apex Tool Group 功能描述:6 IN. DIAGONAL CUTTING SOLID JOINT PLIERS, CUSHION GRIP, CARDED |
| 9336N | 制造商:Apex Tool Group 功能描述:6 IN. DIAGONAL CUTTING, GENERAL PURPOSE SOLID JOINT PLIERS |
| 9336-RED | 制造商: 功能描述: 制造商:undefined 功能描述: |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。