參數(shù)資料
型號： 9202
廠商： 意法半導(dǎo)體
英文描述： Flash Programmable System Devices with 8032 Microcontroller Core
中文描述： 閃存可編程系統(tǒng)設(shè)備與8032微控制器內(nèi)核
文件頁數(shù)： 42/175頁
文件大?。?/td> 1731K
代理商： 9202
UPSD3254A, UPSD3254BV, UPSD3253B, UPSD3253BV
42/175
Table 18. SFR Register
Interrupt Priority Structure
Each interrupt source can be assigned one of two
priority levels. Interrupt priority levels are defined
by the interrupt priority special function register IP
and IPA.
0 = low priority
1 = high priority
A low priority interrupt may be interrupted by a
high priority interrupt level interrupt. A high priority
interrupt routine cannot be interrupted by any oth-
er interrupt source. If two interrupts of different pri-
ority occur simultaneously, the high priority level
request is serviced. If requests of the same priority
are received simultaneously, an internal polling
sequence determines which request is serviced.
Thus, within each priority level, there is a second
priority structure determined by the polling se-
quence.
Interrupts Enable Structure
Each interrupt source can be individually enabled
or disabled by setting or clearing a bit in the inter-
rupt enable special function register IE and IEA. All
interrupt source can also be globally disabled by
clearing Bit EA in IE.
Table 19. Priority Levels
Table 20. Description of the IE Bits
SFR
Addr
Reg
Name
Bit Register Name
ValueComments
7
6
5
4
3
2
1
0
A7
IEA
EDDC
—
—
ES2
—
—
EI
2
C
EUSB
00
Interrupt
Enable (2nd)
A8
IE
EA
—
ET2
ES
ET1
EX1
ET0
EX0
00
Interrupt
Enable
B7
IPA
PDDC
—
—
PS2
—
—
PI
2
C
PUSB
00
Interrupt
Priority (2nd)
B8
IP
—
—
PT2
PS
PT1
PX1
PT0
PX0
00
Interrupt
Priority
Source
Priority with Level
Int0
0 (highest)
2nd USART
1
Timer 0
2
I2C
3
Int1
4
DDC
5
Timer 1
6
USB
7
1st USART
8
Timer 2+EXF2
9 (lowest)
Bit
Symbol
Function
7
EA
Disable all interrupts:
0: no interrupt with be acknowledged
1: each interrupt source is individually enabled or disabled by setting or clearing its
enable bit
6
—
Reserved
5
ET2
Enable Timer 2 Interrupt
4
ES
Enable USART Interrupt
3
ET1
Enable Timer 1 Interrupt
2
EX1
Enable External Interrupt (Int1)
1
ET0
Enable Timer 0 Interrupt
0
EX0
Enable External Interrupt (Int0)
相關(guān)PDF資料
PDF描述
92100 ION VECTOR SYSTEM
92108K IC
53113 IC
53114 Dual/Triple Ultra-Low-Voltage SOT23 µP Supervisory Circuits
53115 IC
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
9202 05 00 制造商:Coto Technology 功能描述:Surface mount reed relay 1 pole single
9202 R/B 功能描述:PLUG BANANA STD SET/2 RED/BLK RoHS:是 類別:連接器，互連式 >> 香蕉式和端頭 - 插座，插頭 系列:- 標(biāo)準(zhǔn)包裝:100 系列:PBD 類型:尖頭插孔 類型:母頭 插頭/配接插頭直徑:標(biāo)準(zhǔn) 安裝類型:通孔，水平 端子:焊接 絕緣體:完全絕緣 特點(diǎn):- 顏色:紅 包裝:散裝 觸點(diǎn)表面涂層:金 觸點(diǎn)材料:- 主體材料:- 線規(guī):- 工作溫度:-25°C ~ 100°C
92020 功能描述:- Power Management Evaluation Board 制造商:vishay dale 系列:- 零件狀態(tài):有效 主要用途:電源管理 嵌入式:- 使用的 IC/零件:- 主要屬性:- 輔助屬性:- 所含物品:板 標(biāo)準(zhǔn)包裝:1
9202000000 功能描述:CASE CARRY LITE 550 制造商:weidmuller 系列:* 零件狀態(tài):在售 標(biāo)準(zhǔn)包裝:1
920-200P-51S 制造商:Amphenol Corporation 功能描述:CONNECTOR - Bulk
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*