參數(shù)資料
型號： 9202
廠商： 意法半導(dǎo)體
英文描述： Flash Programmable System Devices with 8032 Microcontroller Core
中文描述： 閃存可編程系統(tǒng)設(shè)備與8032微控制器內(nèi)核
文件頁數(shù)： 130/175頁
文件大?。?/td> 1731K
代理商： 9202
UPSD3254A, UPSD3254BV, UPSD3253B, UPSD3253BV
130/175
Port Data Registers
The Port Data Registers, shown in Table 99, are
used by the MCU to write data to or read data from
the ports. Table 99 shows the register name, the
ports having each register type, and MCU access
for each register type. The registers are described
below.
Data In.
Port pins are connected directly to the
Data In buffer. In MCU I/O Input Mode, the pin in-
put is read through the Data In buffer.
Data Out Register.
Stores output data written by
the MCU in the MCU I/O Output Mode. The con-
tents of the Register are driven out to the pins if the
Direction Register or the output enable product
term is set to '1.' The contents of the register can
also be read back by the MCU.
Output Macrocells (OMC).
The CPLD Output
Macrocells (OMC) occupy a location in the MCU’s
address space. The MCU can read the output of
the Output Macrocells (OMC). If the OMC Mask
Register Bits are not set, writing to the macrocell
loads data to the macrocell flip-flops. See the sec-
tion entitled “PLDs,” page 119.
OMC Mask Register.
Each OMC Mask Register
Bit corresponds to an Output Macrocell (OMC) flip-
flop. When the OMC Mask Register Bit is set to a
'1,' loading data into the Output Macrocell (OMC)
flip-flop is blocked. The default value is '0' or un-
blocked.
Input Macrocells (IMC).
The Input Macrocells
(IMC) can be used to latch or store external inputs.
The outputs of the Input Macrocells (IMC) are rout-
ed to the PLD input bus, and can be read by the
MCU. See the section entitled “PLDs,” page 119.
Enable Out.
The Enable Out register can be read
by the MCU. It contains the output enable values
for a given port. A '1' indicates the driver is in out-
put mode. A '0' indicates the driver is in tri-state
and the pin is in input mode.
Table 98. Drive Register Pin Assignment
Note: 1. NA = Not Applicable.
Table 99. Port Data Registers
Drive
Register
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
Port A
Open
Drain
Open
Drain
Open
Drain
Open
Drain
Slew
Rate
Slew
Rate
Slew
Rate
Slew
Rate
Port B
Open
Drain
Open
Drain
Open
Drain
Open
Drain
Slew
Rate
Slew
Rate
Slew
Rate
Slew
Rate
Port C
Open
Drain
Open
Drain
Open
Drain
Open
Drain
Open
Drain
Open
Drain
Open
Drain
Open
Drain
Port D
NA
(1)
NA
(1)
NA
(1)
NA
(1)
NA
(1)
Slew
Rate
Slew
Rate
NA
(1)
Register Name
Port
MCU Access
Data In
A,B,C,D
READ – input on pin
Data Out
A,B,C,D
WRITE/READ
Output Macrocell
A,B,C
READ – outputs of macrocells
WRITE – loading macrocells flip-flop
Mask Macrocell
A,B,C
WRITE/READ – prevents loading into a given
macrocell
Input Macrocell
A,B,C
READ – outputs of the Input Macrocells
Enable Out
A,B,C
READ – the output enable control of the port driver
相關(guān)PDF資料
PDF描述
92100 ION VECTOR SYSTEM
92108K IC
53113 IC
53114 Dual/Triple Ultra-Low-Voltage SOT23 µP Supervisory Circuits
53115 IC
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
9202 05 00 制造商:Coto Technology 功能描述:Surface mount reed relay 1 pole single
9202 R/B 功能描述:PLUG BANANA STD SET/2 RED/BLK RoHS:是 類別:連接器，互連式 >> 香蕉式和端頭 - 插座，插頭 系列:- 標(biāo)準(zhǔn)包裝:100 系列:PBD 類型:尖頭插孔 類型:母頭 插頭/配接插頭直徑:標(biāo)準(zhǔn) 安裝類型:通孔，水平 端子:焊接 絕緣體:完全絕緣 特點:- 顏色:紅 包裝:散裝 觸點表面涂層:金 觸點材料:- 主體材料:- 線規(guī):- 工作溫度:-25°C ~ 100°C
92020 功能描述:- Power Management Evaluation Board 制造商:vishay dale 系列:- 零件狀態(tài):有效 主要用途:電源管理 嵌入式:- 使用的 IC/零件:- 主要屬性:- 輔助屬性:- 所含物品:板 標(biāo)準(zhǔn)包裝:1
9202000000 功能描述:CASE CARRY LITE 550 制造商:weidmuller 系列:* 零件狀態(tài):在售 標(biāo)準(zhǔn)包裝:1
920-200P-51S 制造商:Amphenol Corporation 功能描述:CONNECTOR - Bulk
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*