- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄364551 > 8XC51SL.LOWVOLTAGE8XC51SL (Intel Corp.) KEYBOARD CONTROLLER PDF資料下載
參數(shù)資料
| 型號(hào)： | 8XC51SL.LOWVOLTAGE8XC51SL |
| 廠商： | Intel Corp. |
| 英文描述： | KEYBOARD CONTROLLER |
| 中文描述： | 鍵盤控制器 |
| 文件頁(yè)數(shù)： | 22/58頁(yè) |
| 文件大?。?/td> | 233K |
| 代理商： | 8XC51SL.LOWVOLTAGE8XC51SL |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)當(dāng)前第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)
2003 Oct 30
22
Philips Semiconductors
Product specification
Low power single card reader
TDA8029
8.4
Interrupt priority structure
The TDA8029 has a 6-source 4-level interrupt structure.
There are three SFRs associated with the 4-level interrupt: IE, IP and IPH. The Interrupt Priority High (IPH) register
implements the 4-level interrupt structure. The IPH is located at SFR address B7h.
The function of the IPH is simple and when combined with the IP determines the priority of each interrupt. The priority of
each interrupt is determined as shown in Table 20.
Table 20
Priority bits
Table 21
Interrupt table
Notes
1.
2.
Level activated.
Transition activated.
8.4.1
I
NTERRUPT
E
NABLE
(IE)
REGISTER
Table 22
Interrupt enable register bits
Table 23
Description of register bits
IPH BIT n
IP BIT n
INTERRUPT PRIORITY LEVEL
0
0
1
1
0
1
0
1
level 0 (lowest priority)
level 1
level 2
level 3 (highest priority)
SOURCE
POLLING PRIORITY
REQUEST BITS
HARDWARE CLEAR
VECTOR ADDRESS
(HEX)
X0
T0
X1
T1
SP
T2
1
2
3
4
5
6
IE0
TF0
IE1
TF1
RI, TI
TF2, EXF2
N
(1)
; Y
(2)
Y
N
(1)
; Y
(2)
Y
N
N
03
0B
13
1B
23
2B
BIT
7
6
5
4
3
2
1
0
Symbol
EA
ET2
ES
ET1
EX1
ET0
EX0
BIT
SYMBOL
DESCRIPTION
(1)
7
EA
Global disable.
If EA = 0, all interrupts are disabled; If EA = 1, each interrupt can be
individually enabled or disabled by setting or clearing its enable bit.
Not implemented.
Reserved for future use; note 2.
Timer 2 interrupt enable.
ET2 = 1 enables the interrupt; ET2 = 0 disables the interrupt.
Serial port interrupt enable.
ES = 1 enables the interrupt; ES = 0 disables the interrupt.
Timer 1 interrupt enable.
ET1 = 1 enables the interrupt; ET1 = 0 disables the interrupt.
6
5
4
3
ET2
ES
ET1
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 8XC51SLLOWVOLTAGE8XC51SL | KEYBOARD CONTROLLER |
| 8XC52 | 80C51 8-Bit Microcontroller Family (8K ROM,Low Voltage (2.7V-5.5V), Low Power, High Speed (33 MHz) )(80C51 8位微控制器系列產(chǎn)品) |
| 8XC54 | 80C51 8-bit microcontroller family 8K-64K/256-1K OTP/ROM/ROMless, low voltage 2.7V-5.5V), low power, high speed (33 MHz) |
| 8XC58 | 80C51 8-bit microcontroller family 8XC51FA/FB/FC/80C51FA8XC51RA+/RB+/RC+/RD+/80C51RA +8K 4K/256K OTP/ROM/ROMless,low voltage, low power, high speed (33 MHz)(80C51 8位微控制器系列產(chǎn)品) |
| 8XC562 | 80C51 FAMILY DERIVATIVES |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 8XC52 | 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:CHMOS SINGLE-CHIP 8-BIT MICROCONTROLLER |
| 8XC54 | 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:CHMOS SINGLE-CHIP 8-BIT MICROCONTROLLER |
| 8XC54/58 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:(360.35 k) |
| 8XC552 | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:80C51 FAMILY DERIVATIVES |
| 8XC562 | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:80C51 FAMILY DERIVATIVES |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。